OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [mem/] [cache/] [cache_config.vhd] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
 
2
library IEEE;
3
use IEEE.std_logic_1164.all;
4
use IEEE.std_logic_arith.all;
5
 
6
package cache_config is
7
 
8
-----------------------------------------------------------------------------
9
-- Automatically generated by vhdl/mem/cache/config.pl from of .config
10
-----------------------------------------------------------------------------
11
 
12
type cfg_repl_type is (cfg_repl_rnd, cfg_repl_lrr, cfg_repl_lru );
13
 
14
-- icache
15
constant CFG_IC_SETS     : integer range 1 to 4  := 1;  -- 1-4 sets
16
constant CFG_IC_SET_SZ   : integer range 1 to 64 := 1;  -- 1-64 kb
17
constant CFG_IC_TLINE_SZ  : integer range 2 to 8  := 4; -- 2-8 words
18
constant CFG_IC_DLINE_SZ  : integer range 1 to 4  := 1; -- 1-4 words
19
constant CFG_IC_ADDR_SZ  : integer := 32;
20
constant CFG_IC_LOCK  : boolean := false;
21
constant CFG_IC_REPL  : cfg_repl_type := cfg_repl_rnd;
22
 
23
-- dcache
24
 
25
constant CFG_DC_SETS     : integer range 1 to 4  := 1;   -- 1-4 sets
26
constant CFG_DC_SET_SZ   : integer range 1 to 64 := 1;   -- 1-64 kb
27
constant CFG_DC_TLINE_SZ  : integer range 2 to 8  := 4;  -- 2-8 words
28
constant CFG_DC_DLINE_SZ  : integer range 1 to 8 := 1;  -- 1-4 words
29
constant CFG_DC_ADDR_SZ  : integer := 32;
30
constant CFG_DC_LOCK  : boolean := false;
31
constant CFG_DC_REPL  : cfg_repl_type := cfg_repl_rnd;
32
 
33
 
34
-- writebuffer
35
constant CFG_WBBUF_SZ  : integer range 1 to 16  := 2;
36
 
37
-----------------------------------------------------------------------------
38
-- end of automatic configuration
39
-----------------------------------------------------------------------------
40
 
41
end cache_config;
42
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.