OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [peripherals/] [mem/] [c_model/] [Makefile] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
targets          = mctrl
2
 
3
mctrl_target      = mctrl.a
4
mctrl_files       = mctrl.o
5
mctrl_hostcompile =
6
mctrl_subdirs     =
7
 
8
LOCAL_CFLAGS    += -I $(TOPDIR)/soft/sim/ti
9
 
10
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.