OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [peripherals/] [mem/] [config.in] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
 
2
 
3
mainmenu_option next_comment
4
  comment 'Memory            '
5
 
6
  comment ' Memory controller '
7
  bool '8-bit PROM/SRAM bus support    ' CONFIG_MCTRL_8BIT
8
  bool '16-bit PROM/SRAM bus support    ' CONFIG_MCTRL_16BIT
9
  bool 'RAM write protection            ' CONFIG_PERI_WPROT
10
  bool 'Write strobe timing feedback            ' CONFIG_MCTRL_WFB
11
  bool '5th SRAM chip-select  ' CONFIG_MCTRL_5CS
12
  bool 'SDRAM controller       ' CONFIG_MCTRL_SDRAM
13
  if [ "$CONFIG_MCTRL_SDRAM" = "y" ]; then
14
    bool 'Inverted SDRAM clock' CONFIG_MCTRL_SDRAM_INVCLK
15
  fi
16
 
17
  comment ' On chip ram '
18
  bool 'On-chip AHB RAM                   ' CONFIG_AHBRAM_ENABLE
19
  if [ "$CONFIG_AHBRAM_ENABLE" = "y" ]; then
20
      choice 'AHB RAM size (Kbyte)' \
21
        "1              CONFIG_AHBRAM_SZ1 \
22
        2               CONFIG_AHBRAM_SZ2 \
23
        4               CONFIG_AHBRAM_SZ4 \
24
        8               CONFIG_AHBRAM_SZ8 \
25
        16              CONFIG_AHBRAM_SZ16 \
26
        32              CONFIG_AHBRAM_SZ32 \
27
        64              CONFIG_AHBRAM_SZ64" 4
28
  fi
29
 
30
endmenu
31
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.