OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [sparc/] [config.in] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic 
 
2 
mainmenu_option next_comment
3 
  comment 'Target Sparc            '
4 
  mainmenu_option next_comment
5 
  comment 'Integer unit                                           '
6 
  int 'SPARC register windows' CONFIG_IU_NWINDOWS 8
7 
  bool 'SPARC V8 MUL/DIV instructions' CONFIG_IU_V8MULDIV
8 
  if [ "$CONFIG_IU_V8MULDIV" = "y" ]; then
9 
    choice 'Hardware multiplier latency' \
10 
        "1-cycle                CONFIG_IU_MUL_LATENCY_1 \
11 
        2-cycles                CONFIG_IU_MUL_LATENCY_2 \
12 
        4-cycles                CONFIG_IU_MUL_LATENCY_4 \
13 
        5-cycles                CONFIG_IU_MUL_LATENCY_5 \
14 
        35-cycles               CONFIG_IU_MUL_LATENCY_35" 5-cycles
15 
  fi
16 
  dep_bool 'SPARC V8e SMAC/UMAC instructions     ' CONFIG_IU_MUL_MAC $CONFIG_IU_MUL_LATENCY_4 $CONFIG_IU_V8MULDIV
17 
  int 'Load delay' CONFIG_IU_LDELAY 1
18 
  bool 'Fast jump-address generation   ' CONFIG_IU_FASTJUMP
19 
  bool 'ICC interlock                  ' CONFIG_IU_ICCHOLD
20 
  bool 'Fast instruction decoding      ' CONFIG_IU_FASTDECODE
21 
  if [ "$CONFIG_SYN_TSMC025" = "y" -o "$CONFIG_SYN_UMC018" = "y" \
22 
    -o "$CONFIG_SYN_FS90" = "y" -o "$CONFIG_SYN_PROASIC" = "y" \
23 
    -o "$CONFIG_SYN_ATC18" = "y" \
24 
    -o "$CONFIG_SYN_AXCEL" = "y" -o "$CONFIG_SYN_ATC25" = "y" ]; then
25 
    bool 'Register file power-saving     ' CONFIG_IU_RFPOW
26 
  fi
27 
  int 'Hardware watchpoints' CONFIG_IU_WATCHPOINTS 0
28 
  hex 'PSR imlementation ID' CONFIG_IU_IMPL 0
29 
  hex 'PSR version ID' CONFIG_IU_VER 0
30 
  endmenu
31 
  mainmenu_option next_comment
32 
  comment 'Floating-point unit'
33 
  bool 'Enable FPU                             ' CONFIG_FPU_ENABLE
34 
  if [ "$CONFIG_FPU_ENABLE" = "y" ]; then
35 
    choice 'FPU core' \
36 
        "GRFPU          CONFIG_FPU_GRFPU \
37 
        Meiko           CONFIG_FPU_MEIKO \
38 
        LTH             CONFIG_FPU_LTH" CONFIG_FPU_GRFPU
39 
    int 'FSR version ID' CONFIG_FPU_VER 0
40 
  fi
41 
  endmenu
42 
  mainmenu_option next_comment
43 
  comment 'Co-processor'
44 
  bool 'Enable co-processor       ' CONFIG_CP_ENABLE
45 
  if [ "$CONFIG_CP_ENABLE" = "y" ]; then
46 
    string 'Co-processor configuration' CONFIG_CP_CFG "cp_none"
47 
  fi
48 
  endmenu
49 
  mainmenu_option next_comment
50 
  comment 'Cache system              '
51 
  comment 'Instruction cache                              '
52 
  choice 'Associativity (sets)            ' \
53 
        "1              CONFIG_ICACHE_ASSO1 \
54 
        2               CONFIG_ICACHE_ASSO2 \
55 
        3               CONFIG_ICACHE_ASSO3 \
56 
        4               CONFIG_ICACHE_ASSO4" 1
57 
  choice 'Set size (kbytes/set)' \
58 
        "1              CONFIG_ICACHE_SZ1 \
59 
        2               CONFIG_ICACHE_SZ2 \
60 
        4               CONFIG_ICACHE_SZ4 \
61 
        8               CONFIG_ICACHE_SZ8 \
62 
        16              CONFIG_ICACHE_SZ16 \
63 
        32              CONFIG_ICACHE_SZ32 \
64 
        64              CONFIG_ICACHE_SZ64" 2
65 
  choice 'Line size (bytes/line)' \
66 
        "16             CONFIG_ICACHE_LZ16 \
67 
        32              CONFIG_ICACHE_LZ32" 16
68 
  if [ "$CONFIG_ICACHE_ASSO1" != "y" ]; then
69 
    choice 'Replacement alorithm' \
70 
        "Random         CONFIG_ICACHE_ALGORND \
71 
        LRR             CONFIG_ICACHE_ALGOLRR \
72 
        LRU             CONFIG_ICACHE_ALGOLRU" Random
73 
    bool 'Cache locking      ' CONFIG_ICACHE_LOCK
74 
  fi
75 
  comment 'Data cache'
76 
  choice 'Associativity (sets)' \
77 
        "1              CONFIG_DCACHE_ASSO1 \
78 
        2               CONFIG_DCACHE_ASSO2 \
79 
        3               CONFIG_DCACHE_ASSO3 \
80 
        4               CONFIG_DCACHE_ASSO4" 1
81 
  choice 'Set size (kbytes/set)' \
82 
        "1              CONFIG_DCACHE_SZ1 \
83 
        2               CONFIG_DCACHE_SZ2 \
84 
        4               CONFIG_DCACHE_SZ4 \
85 
        8               CONFIG_DCACHE_SZ8 \
86 
        16              CONFIG_DCACHE_SZ16 \
87 
        32              CONFIG_DCACHE_SZ32 \
88 
        64              CONFIG_DCACHE_SZ64" 2
89 
  choice 'Line size (bytes/line)' \
90 
        "16             CONFIG_DCACHE_LZ16 \
91 
        32              CONFIG_DCACHE_LZ32" 16
92 
  if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
93 
    choice 'Replacement alorithm' \
94 
        "Random         CONFIG_DCACHE_ALGORND \
95 
        LRR             CONFIG_DCACHE_ALGOLRR \
96 
        LRU             CONFIG_DCACHE_ALGOLRU" Random
97 
    bool 'Cache locking      ' CONFIG_DCACHE_LOCK
98 
  fi
99 
  if [ "$CONFIG_SYN_ATC25" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y" \
100 
        -o "$CONFIG_SYN_ATC18" = "y" -o "$CONFIG_SYN_TSMC025" = "y" ]; then
101 
    if [ "$CONFIG_SYN_INFER_RAM" != "y" -a "$CONFIG_MMU_ENABLE" != "y" ]; then
102 
      bool 'AHB snooping       ' CONFIG_DCACHE_SNOOP
103 
    fi
104 
  fi
105 
  if [ "$CONFIG_DCACHE_SNOOP" = "y" ]; then
106 
  choice 'Snoop implementation' \
107 
        "Slow           CONFIG_DCACHE_SNOOP_SLOW \
108 
        Fast            CONFIG_DCACHE_SNOOP_FAST" Slow
109 
  fi
110 
  if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
111 
      bool 'Fast read-data generation   ' CONFIG_DCACHE_RFAST
112 
  fi
113 
  if [ "$CONFIG_DCACHE_ASSO1" != "y" ]; then
114 
      bool 'Fast write-data generation   ' CONFIG_DCACHE_WFAST
115 
  fi
116 
  if [ "$CONFIG_MMU_ENABLE" != "y" ]; then
117 
    bool 'Enable local data RAM            ' CONFIG_DCACHE_LRAM
118 
  fi
119 
    if [ "$CONFIG_DCACHE_LRAM" = "y" ]; then
120 
      choice 'Local data RAM size (kbytes)' \
121 
        "1              CONFIG_DCACHE_LRAM_SZ1 \
122 
        2               CONFIG_DCACHE_LRAM_SZ2 \
123 
        4               CONFIG_DCACHE_LRAM_SZ4 \
124 
        8               CONFIG_DCACHE_LRAM_SZ8 \
125 
        16              CONFIG_DCACHE_LRAM_SZ16 \
126 
        32              CONFIG_DCACHE_LRAM_SZ32 \
127 
        64              CONFIG_DCACHE_LRAM_SZ64" 2
128 
      hex ' Local RAM start address (8 MSB) ' CONFIG_DCACHE_LRSTART 0x8f
129 
    fi
130 
  endmenu
131 
  mainmenu_option next_comment
132 
  comment 'MMU'
133 
  bool 'Enable MMU       ' CONFIG_MMU_ENABLE
134 
  if [ "$CONFIG_MMU_ENABLE" = "y" ]; then
135 
    choice 'MMU type              ' \
136 
        "combined       CONFIG_MMU_COMBINED \
137 
         split          CONFIG_MMU_SPLIT" combined
138 
    choice 'TLB replacement sheme              ' \
139 
        "LRU            CONFIG_MMU_REPARRAY \
140 
         Increment      CONFIG_MMU_REPINCREMENT" increment
141 
       choice 'Instruction (or combined) TLB entries' \
142 
        "2              CONFIG_MMU_I2 \
143 
        4               CONFIG_MMU_I4 \
144 
        8               CONFIG_MMU_I8 \
145 
        16              CONFIG_MMU_I16 \
146 
        32              CONFIG_MMU_I32" 8
147 
    if [ "$CONFIG_MMU_SPLIT" = "y" ]; then
148 
       choice 'Data TLB entries' \
149 
        "2              CONFIG_MMU_D2 \
150 
        4               CONFIG_MMU_D4 \
151 
        8               CONFIG_MMU_D8 \
152 
        16              CONFIG_MMU_D16 \
153 
        32              CONFIG_MMU_D32" 8
154 
    fi
155 
    bool 'Enable Diagnostic Access       ' CONFIG_MMU_DIAG
156 
  fi
157 
  endmenu
158 
endmenu
159 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.