OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [tbench/] [config.in] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
mainmenu_option next_comment
2
comment 'VHDL Debugging        '
3
 
4
  bool 'Accelerated UART tracing       ' CONFIG_DEBUG_UART
5
 
6
  if ["$CONFIG_TARGET_ARM" = "y" ]; then
7
    source vhdl/tbench/arm/config.in
8
  fi
9
  if ["$CONFIG_TARGET_SPARC" = "y" ]; then
10
    source vhdl/tbench/sparc/config.in
11
  fi
12
 
13
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.