OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [tbench/] [sparc/] [config.in] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
mainmenu_option next_comment
2
comment 'Sparc debugging      '
3
  bool 'Integer unit register writes       ' CONFIG_DEBUG_IURF
4
  dep_bool 'Floating-point unit register writes       ' CONFIG_DEBUG_FPURF $CONFIG_FPU_ENABLE
5
  bool 'Continue on reset trap       ' CONFIG_DEBUG_NOHALT
6
  bool '32-bit program counters       ' CONFIG_DEBUG_PC32
7
  if [ "$CONFIG_FT_ENABLE" = "y" ]; then
8
    if [ "$CONFIG_FT_RF_ENABLE" = "y" ]; then
9
      bool 'Inject register-file errors    ' CONFIG_DEBUG_RFERR
10
    fi
11
    if [ "$CONFIG_FT_CACHEMEM_ENABLE" = "y" ]; then
12
      bool 'Inject cache memory errors    ' CONFIG_DEBUG_CACHEMEMERR
13
    fi
14
  fi
15
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.