OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [tbench/] [tbench.vhd] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
-- $(lic)
2
-- $(help_generic)
3
-- $(help_local)
4
 
5
-- use work.tbench_config.all;
6
 
7
configuration tbench of tbench_config is
8
  for behav
9
    for all:
10
      tbench_gen use entity work.tbench_gen(behav) generic map (
11
        msg2 => "2x128 kbyte 32-bit ram, 2x64 Mbyte SDRAM",
12
        DISASS => 1,
13
        ramfile => "soft/tbenchsoft/armram.dat",
14
        romfile => "soft/tbenchsoft/armrom.dat"  -- rom contents
15
      );
16
    end for;
17
  end for;
18
end tbench;
19
 
20
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.