OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vsim/] [dcache] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -divider -height 30 DCACHE
4
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/clk
5
add wave -noupdate -divider { }
6
add wave -noupdate -format Literal -label .state -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r.state
7
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/hold
8
add wave -noupdate -format Logic -label .hit -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.hit
9
add wave -noupdate -format Logic -label .valid -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.valid
10
add wave -noupdate -format Logic -label .dirty -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.dirty
11
add wave -noupdate -format Logic -label .req -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.req
12
add wave -noupdate -divider in
13
add wave -noupdate -format Literal -label .addr_re -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/i.addr_re
14
add wave -noupdate -format Literal -label .data_re -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/i.data_re
15
add wave -noupdate -format Logic -label .read -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/i.param_r.read
16
add wave -noupdate -format Literal -label .param_r -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/i.param_r
17
add wave -noupdate -divider out
18
add wave -noupdate -format Literal -label .wr_data -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/o.wr_data
19
add wave -noupdate -divider {Cachemem in}
20
add wave -noupdate -format Literal -label .addr -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi.addr
21
add wave -noupdate -format Literal -label .tag_line -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi.tag_line
22
add wave -noupdate -format Literal -label .tag_write -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi.tag_write
23
add wave -noupdate -format Literal -label .dat_line -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi.dat_line
24
add wave -noupdate -format Literal -label .dat_write -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi.dat_write
25
add wave -noupdate -divider {Cachemem out}
26
add wave -noupdate -format Literal -label .tag_line -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmo.tag_line
27
add wave -noupdate -format Literal -label .dat_line -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmo.dat_line
28
add wave -noupdate -divider Writeback
29
add wave -noupdate -format Literal -label r.dirty -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r.dirty
30
add wave -noupdate -format Literal -label t.linepos -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.linepos
31
add wave -noupdate -format Literal -label t.linepos_lastbit -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.linepos_lastbit
32
add wave -noupdate -format Literal -label si.data -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/si.data
33
add wave -noupdate -format Literal -label so.res -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/so.res
34
add wave -noupdate -format Logic -label r.wbready -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r.wbready
35
add wave -noupdate -format Logic -label r.wbnext -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r.wbnext
36
add wave -noupdate -format Literal -label wbi.fifo_entry -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/wbi.fifo_entry
37
add wave -noupdate -format Logic -label wbi.fifo_write -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/wbi.fifo_write
38
add wave -noupdate -format Logic -label wbo.fifo_stored_v -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/wbo.fifo_stored_v
39
add wave -noupdate -divider SETS
40
add wave -noupdate -format Literal -label t.set -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.set
41
add wave -noupdate -format Literal -label t.setrep -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.setrep
42
add wave -noupdate -format Literal -label r.setrep -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r.setrep
43
add wave -noupdate -format Literal -label t.sethit -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.sethit
44
add wave -noupdate -format Literal -label t.setvalid -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.setvalid
45
add wave -noupdate -format Literal -label t.sr_setfree -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.sr_setfree
46
add wave -noupdate -format Literal -label t.sr_setlock -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.sr_setlock
47
add wave -noupdate -format Logic -label t.sr_useset -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.sr_useset
48
add wave -noupdate -format Logic -label sro.sr_locked -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_locked
49
add wave -noupdate -format Logic -label sro.sr_free -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_free
50
add wave -noupdate -format Literal -label sro.sr_setrep_free -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setrep_free
51
add wave -noupdate -format Literal -label sro.sr_setrep_repl -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setrep_repl
52
add wave -noupdate -divider Multiplex
53
add wave -noupdate -format Literal -label .cmaddr_src -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.cmaddr_src
54
add wave -noupdate -format Literal -label .datain_src -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.datain_src
55
add wave -noupdate -format Literal -label .tvalid_src -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.tvalid_src
56
add wave -noupdate -format Literal -label .tdirty_src -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg.dbg.tdirty_src
57
add wave -noupdate -divider { }
58
add wave -noupdate -format Literal -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/i
59
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/o
60
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/rst
61
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/ctrl
62
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmo
63
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/dcmi
64
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/wbi
65
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/wbo
66
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/r
67
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/c
68
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/rdbg
69
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/si
70
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/so
71
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setfree
72
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setlock
73
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_useset
74
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_locked
75
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_free
76
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setrep_free
77
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/sr_setrep_repl
78
add wave -noupdate -divider -height 50 COUNTER
79
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cdbg
80
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/rst
81
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/clk
82
add wave -noupdate -format Literal -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/si
83
add wave -noupdate -format Literal -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/so
84
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/r
85
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/c
86
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/rdbg
87
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/dc0/cnt0/cdbg
88
add wave -noupdate -divider -height 50 {WRITE BUFFER}
89
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/clk
90
add wave -noupdate -divider in
91
add wave -noupdate -format Logic -label .fifo_write -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/i.fifo_write
92
add wave -noupdate -format Literal -label .fifo_entry -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/i.fifo_entry
93
add wave -noupdate -divider AMBA
94
add wave -noupdate -format Logic -label o.req -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbi.req
95
add wave -noupdate -format Logic -label o.read -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbi.read
96
add wave -noupdate -format Literal -label o.address -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbi.address
97
add wave -noupdate -format Logic -label i.ready -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbo.ready
98
add wave -noupdate -format Logic -label i.grant -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbo.grant
99
add wave -noupdate -format Literal -label i.data -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbo.data
100
add wave -noupdate -divider out
101
add wave -noupdate -format Logic -label .fifo_stored_v -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/o.fifo_stored_v
102
add wave -noupdate -format Logic -label .empty_v -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/o.empty_v
103
add wave -noupdate -divider { }
104
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/rst
105
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/i
106
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/o
107
add wave -noupdate -format Literal -radix hexadecimal -expand /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbo
108
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/mcwbi
109
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/r
110
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/c
111
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/rdbg
112
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/cdbg
113
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/wbfifoi
114
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/wbfifoo
115
add wave -noupdate -divider -height 50 {WB FIFO}
116
add wave -noupdate -format Logic /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/clk
117
add wave -noupdate -divider in
118
add wave -noupdate -format Literal -label .fifo_entry -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/i.fifo_entry
119
add wave -noupdate -format Logic -label .fifo_read -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/i.fifo_read
120
add wave -noupdate -format Logic -label .fifo_write -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/i.fifo_write
121
add wave -noupdate -divider out
122
add wave -noupdate -format Literal -label .fifo_entry -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/o.fifo_entry
123
add wave -noupdate -format Logic -label .fifo_stored_v -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/o.fifo_stored_v
124
add wave -noupdate -format Logic -label .fifo_empty_r -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/o.fifo_empty_r
125
add wave -noupdate -divider { }
126
add wave -noupdate -format Logic -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/rst
127
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/i
128
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/o
129
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/r
130
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/c
131
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/rdbg
132
add wave -noupdate -format Literal -radix hexadecimal /tbench_config/tb0/c0/carm0/socarm/arm0/cache0/wb0/gfifo0/fifo0/cdbg
133
add wave -noupdate -divider { }
134
TreeUpdate [SetDefaultTree]
135
WaveRestoreCursors {10886 ns}
136
WaveRestoreZoom {10058 ns} {11490 ns}
137
configure wave -namecolwidth 150
138
configure wave -valuecolwidth 100
139
configure wave -justifyvalue left
140
configure wave -signalnamewidth 0
141
configure wave -snapdistance 10
142
configure wave -datasetprefix 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.