OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [tags/] [initial/] [project/] [testbench.stx] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 samiam9512
Release 8.2.02i - xst I.33
2
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
3
--> Parameter TMPDIR set to ./xst/projnav.tmp
4
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 1.00 s
5
 
6
-->
7
=========================================================================
8
*                          HDL Compilation                              *
9
=========================================================================
10
Compiling verilog file "cpu8080.v" in library work
11
Module  compiled
12
Compiling verilog file "testbench.v" in library work
13
Module  compiled
14
Module  compiled
15
Module 
16
Module  compiled
17
Module  compiled
18
Module  compiled
19
No errors in compilation
20
Analysis of file <"testbench.prj"> succeeded.
21
 
22
CPU : 0.16 / 0.38 s | Elapsed : 0.00 / 1.00 s
23
 
24
-->
25
 
26
Total memory usage is 106596 kilobytes
27
 
28
Number of errors   :    0 (   0 filtered)
29
Number of warnings :    0 (   0 filtered)
30
Number of infos    :    0 (   0 filtered)
31
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.