| 1 |
2 |
samiam9512 |
<html>
|
| 2 |
|
|
<head>
|
| 3 |
|
|
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
|
| 4 |
|
|
<link rel="stylesheet" type="text/css" href="style.css">
|
| 5 |
|
|
<script>
|
| 6 |
|
|
function showTop() { document.location.href = '#'; }
|
| 7 |
|
|
</script>
|
| 8 |
|
|
</head>
|
| 9 |
|
|
<body class="pgBgnd">
|
| 10 |
|
|
<span id="legend" class="pgRef"><h3 align="center">Legends</h3>
|
| 11 |
|
|
<table align="center" width="90%" border="0" cellpadding="0" cellspacing="0"><tr><td align="right"><form><input type="button" onclick="javascript:document.location.href='pinlegendV.htm'" value="verbose"></form></td></tr></table>
|
| 12 |
|
|
<table align="center" width="90%" border="1" cellpadding="0" cellspacing="0">
|
| 13 |
|
|
<tr>
|
| 14 |
|
|
<th width="20%">Acronym</th>
|
| 15 |
|
|
<th width="80%">Brief Description</th>
|
| 16 |
|
|
</tr>
|
| 17 |
|
|
<tr>
|
| 18 |
|
|
<td width="20%"> CLK</td>
|
| 19 |
|
|
<td width="80%"> Clock</td>
|
| 20 |
|
|
</tr>
|
| 21 |
|
|
<tr>
|
| 22 |
|
|
<td width="20%"> DG</td>
|
| 23 |
|
|
<td width="80%"> DataGATE</td>
|
| 24 |
|
|
</tr>
|
| 25 |
|
|
<tr>
|
| 26 |
|
|
<td width="20%"> DGE</td>
|
| 27 |
|
|
<td width="80%"> DataGATE Enable</td>
|
| 28 |
|
|
</tr>
|
| 29 |
|
|
<tr>
|
| 30 |
|
|
<td width="20%"> GCK0</td>
|
| 31 |
|
|
<td width="80%"> Global Clock 0</td>
|
| 32 |
|
|
</tr>
|
| 33 |
|
|
<tr>
|
| 34 |
|
|
<td width="20%"> GCK1</td>
|
| 35 |
|
|
<td width="80%"> Global Clock 1</td>
|
| 36 |
|
|
</tr>
|
| 37 |
|
|
<tr>
|
| 38 |
|
|
<td width="20%"> GCK2</td>
|
| 39 |
|
|
<td width="80%"> Global Clock 2</td>
|
| 40 |
|
|
</tr>
|
| 41 |
|
|
<tr>
|
| 42 |
|
|
<td width="20%"> GND</td>
|
| 43 |
|
|
<td width="80%"> Ground</td>
|
| 44 |
|
|
</tr>
|
| 45 |
|
|
<tr>
|
| 46 |
|
|
<td width="20%"> GSR</td>
|
| 47 |
|
|
<td width="80%"> Global Set/Reset</td>
|
| 48 |
|
|
</tr>
|
| 49 |
|
|
<tr>
|
| 50 |
|
|
<td width="20%"> GTS0</td>
|
| 51 |
|
|
<td width="80%"> Global Output Enable 0</td>
|
| 52 |
|
|
</tr>
|
| 53 |
|
|
<tr>
|
| 54 |
|
|
<td width="20%"> GTS1</td>
|
| 55 |
|
|
<td width="80%"> Global Output Enable 1</td>
|
| 56 |
|
|
</tr>
|
| 57 |
|
|
<tr>
|
| 58 |
|
|
<td width="20%"> GTS2</td>
|
| 59 |
|
|
<td width="80%"> Global Output Enable 2</td>
|
| 60 |
|
|
</tr>
|
| 61 |
|
|
<tr>
|
| 62 |
|
|
<td width="20%"> GTS3</td>
|
| 63 |
|
|
<td width="80%"> Global Output Enable 3</td>
|
| 64 |
|
|
</tr>
|
| 65 |
|
|
<tr>
|
| 66 |
|
|
<td width="20%"> HSTL</td>
|
| 67 |
|
|
<td width="80%"> High speed Tranciever Logic</td>
|
| 68 |
|
|
</tr>
|
| 69 |
|
|
<tr>
|
| 70 |
|
|
<td width="20%"> I/O</td>
|
| 71 |
|
|
<td width="80%"> Input/Output</td>
|
| 72 |
|
|
</tr>
|
| 73 |
|
|
<tr>
|
| 74 |
|
|
<td width="20%"> INIT</td>
|
| 75 |
|
|
<td width="80%"> Initial state</td>
|
| 76 |
|
|
</tr>
|
| 77 |
|
|
<tr>
|
| 78 |
|
|
<td width="20%"> ISP</td>
|
| 79 |
|
|
<td width="80%"> In system programmable</td>
|
| 80 |
|
|
</tr>
|
| 81 |
|
|
<tr>
|
| 82 |
|
|
<td width="20%"> JTAG</td>
|
| 83 |
|
|
<td width="80%"> Joint Test Action Group</td>
|
| 84 |
|
|
</tr>
|
| 85 |
|
|
<tr>
|
| 86 |
|
|
<td width="20%"> KPR</td>
|
| 87 |
|
|
<td width="80%"> Unused I/O with weak keeper</td>
|
| 88 |
|
|
</tr>
|
| 89 |
|
|
<tr>
|
| 90 |
|
|
<td width="20%"> NC</td>
|
| 91 |
|
|
<td width="80%"> No Connects</td>
|
| 92 |
|
|
</tr>
|
| 93 |
|
|
<tr>
|
| 94 |
|
|
<td width="20%"> PGND</td>
|
| 95 |
|
|
<td width="80%"> Programmable ground pin</td>
|
| 96 |
|
|
</tr>
|
| 97 |
|
|
<tr>
|
| 98 |
|
|
<td width="20%"> PROHIBITED</td>
|
| 99 |
|
|
<td width="80%"> User reserved pin</td>
|
| 100 |
|
|
</tr>
|
| 101 |
|
|
<tr>
|
| 102 |
|
|
<td width="20%"> R</td>
|
| 103 |
|
|
<td width="80%"> Reset</td>
|
| 104 |
|
|
</tr>
|
| 105 |
|
|
<tr>
|
| 106 |
|
|
<td width="20%"> S</td>
|
| 107 |
|
|
<td width="80%"> Set</td>
|
| 108 |
|
|
</tr>
|
| 109 |
|
|
<tr>
|
| 110 |
|
|
<td width="20%"> -S</td>
|
| 111 |
|
|
<td width="80%"> Schmitt</td>
|
| 112 |
|
|
</tr>
|
| 113 |
|
|
<tr>
|
| 114 |
|
|
<td width="20%"> TCK</td>
|
| 115 |
|
|
<td width="80%"> Test clock</td>
|
| 116 |
|
|
</tr>
|
| 117 |
|
|
<tr>
|
| 118 |
|
|
<td width="20%"> TDI</td>
|
| 119 |
|
|
<td width="80%"> Test data input</td>
|
| 120 |
|
|
</tr>
|
| 121 |
|
|
<tr>
|
| 122 |
|
|
<td width="20%"> TDO</td>
|
| 123 |
|
|
<td width="80%"> Test data output</td>
|
| 124 |
|
|
</tr>
|
| 125 |
|
|
<tr>
|
| 126 |
|
|
<td width="20%"> TIE</td>
|
| 127 |
|
|
<td width="80%"> Unused I/O floating</td>
|
| 128 |
|
|
</tr>
|
| 129 |
|
|
<tr>
|
| 130 |
|
|
<td width="20%"> TMS</td>
|
| 131 |
|
|
<td width="80%"> Test mode select</td>
|
| 132 |
|
|
</tr>
|
| 133 |
|
|
<tr>
|
| 134 |
|
|
<td width="20%"> VAUX</td>
|
| 135 |
|
|
<td width="80%"> JTAG Power Supply Voltage </td>
|
| 136 |
|
|
</tr>
|
| 137 |
|
|
<tr>
|
| 138 |
|
|
<td width="20%"> LVCMOS15</td>
|
| 139 |
|
|
<td width="80%"> Low Voltage CMOS 1.5 Volts</td>
|
| 140 |
|
|
</tr>
|
| 141 |
|
|
<tr>
|
| 142 |
|
|
<td width="20%"> LVCMOS18</td>
|
| 143 |
|
|
<td width="80%"> Low Voltage CMOS 1.8 Volts</td>
|
| 144 |
|
|
</tr>
|
| 145 |
|
|
<tr>
|
| 146 |
|
|
<td width="20%"> LVCMOS25</td>
|
| 147 |
|
|
<td width="80%"> Low Voltage CMOS 2.5 Volts</td>
|
| 148 |
|
|
</tr>
|
| 149 |
|
|
<tr>
|
| 150 |
|
|
<td width="20%"> LVCMOS33</td>
|
| 151 |
|
|
<td width="80%"> Low Voltage CMOS 2.5 to 3.3 Volts</td>
|
| 152 |
|
|
</tr>
|
| 153 |
|
|
<tr>
|
| 154 |
|
|
<td width="20%"> LVTTL</td>
|
| 155 |
|
|
<td width="80%"> Low Voltage TTL 3.3 Volts</td>
|
| 156 |
|
|
</tr>
|
| 157 |
|
|
<tr>
|
| 158 |
|
|
<td width="20%"> SCHMITT15IN</td>
|
| 159 |
|
|
<td width="80%"> Schmitt Trigger 1.5 Volt input</td>
|
| 160 |
|
|
</tr>
|
| 161 |
|
|
<tr>
|
| 162 |
|
|
<td width="20%"> SSTL</td>
|
| 163 |
|
|
<td width="80%"> Stub Switched Tranceiver Logic</td>
|
| 164 |
|
|
</tr>
|
| 165 |
|
|
<tr>
|
| 166 |
|
|
<td width="20%"> VCCIO</td>
|
| 167 |
|
|
<td width="80%"> Input/Output Supply Voltage</td>
|
| 168 |
|
|
</tr>
|
| 169 |
|
|
<tr>
|
| 170 |
|
|
<td width="20%"> VCCIO-1.5</td>
|
| 171 |
|
|
<td width="80%"> Power external I/O</td>
|
| 172 |
|
|
</tr>
|
| 173 |
|
|
<tr>
|
| 174 |
|
|
<td width="20%"> VCCIO-1.8</td>
|
| 175 |
|
|
<td width="80%"> Power external I/O</td>
|
| 176 |
|
|
</tr>
|
| 177 |
|
|
<tr>
|
| 178 |
|
|
<td width="20%"> VCCIO-2.5</td>
|
| 179 |
|
|
<td width="80%"> Power external I/O</td>
|
| 180 |
|
|
</tr>
|
| 181 |
|
|
<tr>
|
| 182 |
|
|
<td width="20%"> VCCIO-3.3</td>
|
| 183 |
|
|
<td width="80%"> Power external I/O</td>
|
| 184 |
|
|
</tr>
|
| 185 |
|
|
<tr>
|
| 186 |
|
|
<td width="20%"> VCC</td>
|
| 187 |
|
|
<td width="80%"> Power internal</td>
|
| 188 |
|
|
</tr>
|
| 189 |
|
|
<tr>
|
| 190 |
|
|
<td width="20%"> VREF-[iostd]</td>
|
| 191 |
|
|
<td width="80%"> Reference voltage for indicated I/O standard</td>
|
| 192 |
|
|
</tr>
|
| 193 |
|
|
<tr>
|
| 194 |
|
|
<td width="20%"> *VREF-[iostd]</td>
|
| 195 |
|
|
<td width="80%"> Reference voltage pin selected by software</td>
|
| 196 |
|
|
</tr>
|
| 197 |
|
|
<tr>
|
| 198 |
|
|
<td width="20%"> WPU</td>
|
| 199 |
|
|
<td width="80%"> Weak Pull Up</td>
|
| 200 |
|
|
</tr>
|
| 201 |
|
|
</table></span><form><span class="pgRef"><table width="90%" align="center"><tr>
|
| 202 |
|
|
<td align="left"><input type="button" onclick="showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
|
| 203 |
|
|
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
|
| 204 |
|
|
</tr></table></span></form>
|
| 205 |
|
|
</body>
|
| 206 |
|
|
</html>
|
