OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [ctest.bat] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 samiam9512
rem ****************************************************************************
2
rem *                                                                          *
3
rem *                       Assemble the testbench file                        *
4
rem *                                                                          *
5
rem ****************************************************************************
6
 
7 9 samiam9512
rem
8 18 samiam9512
rem Assemble source
9 9 samiam9512
rem
10 18 samiam9512
as8080 test=test/l
11
rem
12
rem Create listing
13
rem
14
al test > test.lst
15
rem
16
rem Locate binary file to $0000
17
rem
18 9 samiam9512
ln testr=test
19 18 samiam9512
rem
20
rem Put into "rom" format suitable for verilog
21
rem
22
genrom testr.obj > test.rom

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.