OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [isim/] [work/] [cpu8080__tbw/] [xsimcpu8080__tbw.cpp] - Blame information for rev 19

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512
#include "isim/work/cpu8080__tbw/cpu8080__tbw.h"
2
#include "isim/work/glbl/glbl.h"
3
static const char * HSimCopyRightNotice = "Copyright 2004-2005, Xilinx Inc. All rights reserved.";
4
#include "C:/Xilinx/vhdl/hdp/nt/ieee/std_logic_1164/std_logic_1164.h"
5
#include "C:/Xilinx/vhdl/hdp/nt/ieee/numeric_std/numeric_std.h"
6
#include "isim/work/common/common.h"
7
#include "isim/unisim.auxlib/vcomponents/vcomponents.h"
8
 
9
 
10
#include "work/cpu8080__tbw/cpu8080__tbw.h"
11
static HSim__s6* IF0(HSim__s6 *Arch,const char* label,int nGenerics,
12
va_list vap)
13
{
14
    HSim__s6 *blk = new workMcpu8080__tbw(label);
15
    return blk;
16
}
17
 
18
 
19
#include "work/chrrom/chrrom.h"
20
static HSim__s6* IF1(HSim__s6 *Arch,const char* label,int nGenerics,
21
va_list vap)
22
{
23
    HSim__s6 *blk = new workMchrrom(label);
24
    return blk;
25
}
26
 
27
 
28
#include "work/alu/alu.h"
29
static HSim__s6* IF2(HSim__s6 *Arch,const char* label,int nGenerics,
30
va_list vap)
31
{
32
    HSim__s6 *blk = new workMalu(label);
33
    return blk;
34
}
35
 
36
 
37
#include "work/selectone/selectone.h"
38
static HSim__s6* IF3(HSim__s6 *Arch,const char* label,int nGenerics,
39
va_list vap)
40
{
41
    HSim__s6 *blk = new workMselectone(label);
42
    return blk;
43
}
44
 
45
 
46 18 samiam9512
#include "work/scnromu/scnromu.h"
47 11 samiam9512
static HSim__s6* IF4(HSim__s6 *Arch,const char* label,int nGenerics,
48
va_list vap)
49
{
50 18 samiam9512
    HSim__s6 *blk = new workMscnromu(label);
51
    return blk;
52
}
53
 
54
 
55
#include "work/scnrom/scnrom.h"
56
static HSim__s6* IF5(HSim__s6 *Arch,const char* label,int nGenerics,
57
va_list vap)
58
{
59
    HSim__s6 *blk = new workMscnrom(label);
60
    return blk;
61
}
62
 
63
 
64
#include "work/chrmemmap/chrmemmap.h"
65
static HSim__s6* IF6(HSim__s6 *Arch,const char* label,int nGenerics,
66
va_list vap)
67
{
68 11 samiam9512
    HSim__s6 *blk = new workMchrmemmap(label);
69
    return blk;
70
}
71
 
72
 
73
#include "work/terminal/terminal.h"
74 18 samiam9512
static HSim__s6* IF7(HSim__s6 *Arch,const char* label,int nGenerics,
75 11 samiam9512
va_list vap)
76
{
77
    HSim__s6 *blk = new workMterminal(label);
78
    return blk;
79
}
80
 
81
 
82
#include "work/select/select.h"
83 18 samiam9512
static HSim__s6* IF8(HSim__s6 *Arch,const char* label,int nGenerics,
84 11 samiam9512
va_list vap)
85
{
86
    HSim__s6 *blk = new workMselect(label);
87
    return blk;
88
}
89
 
90
 
91
#include "work/rom/rom.h"
92 18 samiam9512
static HSim__s6* IF9(HSim__s6 *Arch,const char* label,int nGenerics,
93 11 samiam9512
va_list vap)
94
{
95
    HSim__s6 *blk = new workMrom(label);
96
    return blk;
97
}
98
 
99
 
100
#include "work/ram/ram.h"
101 18 samiam9512
static HSim__s6* IF10(HSim__s6 *Arch,const char* label,int nGenerics,
102 11 samiam9512
va_list vap)
103
{
104
    HSim__s6 *blk = new workMram(label);
105
    return blk;
106
}
107
 
108
 
109
#include "work/intcontrol/intcontrol.h"
110 18 samiam9512
static HSim__s6* IF11(HSim__s6 *Arch,const char* label,int nGenerics,
111 11 samiam9512
va_list vap)
112
{
113
    HSim__s6 *blk = new workMintcontrol(label);
114
    return blk;
115
}
116
 
117
 
118
#include "work/cpu8080/cpu8080.h"
119 18 samiam9512
static HSim__s6* IF12(HSim__s6 *Arch,const char* label,int nGenerics,
120 11 samiam9512
va_list vap)
121
{
122
    HSim__s6 *blk = new workMcpu8080(label);
123
    return blk;
124
}
125
 
126
 
127
#include "work/testbench/testbench.h"
128 18 samiam9512
static HSim__s6* IF13(HSim__s6 *Arch,const char* label,int nGenerics,
129 11 samiam9512
va_list vap)
130
{
131
    HSim__s6 *blk = new workMtestbench(label);
132
    return blk;
133
}
134
 
135
 
136
#include "work/glbl/glbl.h"
137 18 samiam9512
static HSim__s6* IF14(HSim__s6 *Arch,const char* label,int nGenerics,
138 11 samiam9512
va_list vap)
139
{
140
    HSim__s6 *blk = new workMglbl(label);
141
    return blk;
142
}
143
 
144
 
145 18 samiam9512
static HSim__s6* IF15(HSim__s6 *Arch,const char* label,int nGenerics,va_list vap)
146 11 samiam9512
{
147
    extern HSim__s6* createWork_vga_vga_arch(const char*);
148
    HSim__s6 *blk = createWork_vga_vga_arch(label);
149
    return blk;
150
}
151
 
152
 
153 18 samiam9512
static HSim__s6* IF16(HSim__s6 *Arch,const char* label,int nGenerics,va_list vap)
154 11 samiam9512
{
155 18 samiam9512
    extern HSim__s6* createWork_ps2_kbd_arch(const char*);
156
    HSim__s6 *blk = createWork_ps2_kbd_arch(label);
157
    return blk;
158
}
159
 
160
 
161
static HSim__s6* IF17(HSim__s6 *Arch,const char* label,int nGenerics,va_list vap)
162
{
163 11 samiam9512
    extern HSim__s6* createWork_vga_vga_arch(const char*);
164
    HSim__s6 *blk = createWork_vga_vga_arch(label);
165
    return blk;
166
}
167
 
168 18 samiam9512
 
169
static HSim__s6* IF18(HSim__s6 *Arch,const char* label,int nGenerics,va_list vap)
170
{
171
    extern HSim__s6* createWork_ps2_kbd_arch(const char*);
172
    HSim__s6 *blk = createWork_ps2_kbd_arch(label);
173
    return blk;
174
}
175
 
176 11 samiam9512
class _top : public HSim__s6 {
177
public:
178
    _top() : HSim__s6(false, "_top", "_top", 0, 0, HSim::VerilogModule) {}
179
    HSimConfigDecl * topModuleInstantiate() {
180
        HSimConfigDecl * cfgvh = 0;
181
        cfgvh = new HSimConfigDecl("default");
182
        (*cfgvh).addVlogModule("cpu8080_tbw", (HSimInstFactoryPtr)IF0);
183
        (*cfgvh).addVlogModule("chrrom", (HSimInstFactoryPtr)IF1);
184
        (*cfgvh).addVlogModule("alu", (HSimInstFactoryPtr)IF2);
185
        (*cfgvh).addVlogModule("selectone", (HSimInstFactoryPtr)IF3);
186 18 samiam9512
        (*cfgvh).addVlogModule("scnromu", (HSimInstFactoryPtr)IF4);
187
        (*cfgvh).addVlogModule("scnrom", (HSimInstFactoryPtr)IF5);
188
        (*cfgvh).addVlogModule("chrmemmap", (HSimInstFactoryPtr)IF6);
189
        (*cfgvh).addVlogModule("terminal", (HSimInstFactoryPtr)IF7);
190
        (*cfgvh).addVlogModule("select", (HSimInstFactoryPtr)IF8);
191
        (*cfgvh).addVlogModule("rom", (HSimInstFactoryPtr)IF9);
192
        (*cfgvh).addVlogModule("ram", (HSimInstFactoryPtr)IF10);
193
        (*cfgvh).addVlogModule("intcontrol", (HSimInstFactoryPtr)IF11);
194
        (*cfgvh).addVlogModule("cpu8080", (HSimInstFactoryPtr)IF12);
195
        (*cfgvh).addVlogModule("testbench", (HSimInstFactoryPtr)IF13);
196
        (*cfgvh).addVlogModule("glbl", (HSimInstFactoryPtr)IF14);
197
        (*cfgvh).addVlogModule("vga/vga_arch", (HSimInstFactoryPtr)IF15, true);
198
        (*cfgvh).addVlogModule("ps2_kbd/arch", (HSimInstFactoryPtr)IF16, true);
199
        (*cfgvh).addVlogModule("vga", (HSimInstFactoryPtr)IF17, true);
200
        (*cfgvh).addVlogModule("ps2_kbd", (HSimInstFactoryPtr)IF18, true);
201 11 samiam9512
        HSim__s5 * topvl = 0;
202
        topvl = new workMcpu8080__tbw("cpu8080_tbw");
203
        topvl->moduleInstantiate(cfgvh);
204
        addChild(topvl);
205
        topvl = new workMglbl("glbl");
206
        topvl->moduleInstantiate(cfgvh);
207
        addChild(topvl);
208
        return cfgvh;
209
}
210
};
211
 
212
main(int argc, char **argv) {
213
  HSimDesign::initDesign();
214
  globalKernel->getOptions(argc,argv);
215
  HSim__s6 * _top_i = 0;
216
  try {
217
    IeeeStd_logic_1164=new Ieee_std_logic_1164("Std_logic_1164");
218
    IeeeNumeric_std=new Ieee_numeric_std("Numeric_std");
219
    WorkCommon=new Work_common("Common");
220
    UnisimVcomponents=new Unisim_vcomponents("Vcomponents");
221
    HSimConfigDecl *cfg;
222
 _top_i = new _top();
223
  cfg =  _top_i->topModuleInstantiate();
224
    return globalKernel->runTcl(cfg, _top_i, "_top", argc, argv);
225
  }
226
  catch (HSimError& msg){
227
    try {
228
      globalKernel->error(msg.ErrMsg);
229
      return 1;
230
    }
231
    catch(...) {}
232
      return 1;
233
  }
234
  catch (...){
235
    globalKernel->fatalError();
236
    return 1;
237
  }
238
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.