OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [isim/] [work/] [testbench/] [testbench.h] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 samiam9512
////////////////////////////////////////////////////////////////////////////////
2
//   ____  ____  
3
//  /   /\/   /  
4
// /___/  \  /   
5
// \   \   \/    
6
//  \   \        Copyright (c) 2003-2004 Xilinx, Inc.
7
//  /   /        All Right Reserved. 
8
// /___/   /\   
9
// \   \  /  \  
10
//  \___\/\___\ 
11
////////////////////////////////////////////////////////////////////////////////
12
 
13
#ifndef H_workMtestbench_H
14
#define H_workMtestbench_H
15
 
16
#ifdef _MSC_VER
17
#pragma warning(disable: 4355)
18
#endif
19
 
20
#ifdef __MINGW32__
21
#include "xsimMinGW.h"
22
#else
23
#include "xsim.h"
24
#endif
25
 
26
class workMtestbench : public HSim__s5{
27
public:
28
    workMtestbench(const char *instname);
29
    ~workMtestbench();
30
    void setDefparam();
31
    void constructObject();
32
    void moduleInstantiate(HSimConfigDecl *cfg);
33
    void connectSigs();
34
    void reset();
35
    virtual void archImplement();
36 24 samiam9512
    HSim__s1 us[33];
37 2 samiam9512
};
38
 
39
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.