OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [isim/] [work/] [vga/] [vga_arch.h] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512
////////////////////////////////////////////////////////////////////////////////
2
//   ____  ____   
3
//  /   /\/   /  
4
// /___/  \  /   
5
// \   \   \/  
6
//  \   \        Copyright (c) 2003-2004 Xilinx, Inc.
7
//  /   /        All Right Reserved. 
8
// /---/   /\     
9
// \   \  /  \  
10
//  \___\/\___\
11
////////////////////////////////////////////////////////////////////////////////
12
 
13
#ifndef H_Work_vga_vga_arch_H
14
#define H_Work_vga_vga_arch_H
15
#ifdef __MINGW32__
16
#include "xsimMinGW.h"
17
#else
18
#include "xsim.h"
19
#endif
20
 
21
 
22
class Work_vga_vga_arch: public HSim__s6 {
23
public:
24
 
25
    HSim__s4 PE[7];
26
    HSim__s1 SE[11];
27
 
28
HSim__s4 C8;
29
HSim__s4 Cf;
30
HSim__s4 Cj;
31
HSim__s4 Cn;
32
HSim__s4 Cr;
33
HSim__s4 Cw;
34
HSim__s4 CA;
35
HSim__s4 CD;
36
HSim__s4 CG;
37
HSim__s4 CJ;
38
HSim__s4 CM;
39
HSim__s4 CQ;
40
HSim__s4 CU;
41
HSim__s4 CX;
42
HSim__s4 C10;
43
HSim__s4 C1C;
44
    HSim__s1 SA[23];
45 28 samiam9512
  char t75;
46
  char t76;
47
  char *t77;
48
  char *t78;
49 11 samiam9512
    Work_vga_vga_arch(const char * name);
50
    ~Work_vga_vga_arch();
51
    void constructObject();
52
    void constructPorts();
53
    void reset();
54
    void architectureInstantiate(HSimConfigDecl* cfg);
55
    virtual void vhdlArchImplement();
56
};
57
 
58
 
59
 
60
HSim__s6 *createWork_vga_vga_arch(const char *name);
61
 
62
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.