OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [isim/] [work/] [vlg6C/] [testbench.bin] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 samiam9512 
ÓõuÏ)C:\Xilinx\ISEexamples\cpu8080/testbench.vo, , , , , , , , , , , , , , , , , , , u((u((u((u((u((u((,f,f,f,fx,fx,fx,fx,fx,f,fx,f,f,f,f,f,f,f,f,f,f,f,f(,(2f,f,,;f(,(2f,f,f,f,f,f,f(,(2f,f,f,f,f,f,fx,fx,fx,fx,fx,fx,fx,fx,f,f,f(,4f,f,f,f,f,f,f,f,f,f,f,f,f,f,f,,:A,(A,(A,(A,(A,(A,(A,(A,(A,(Axxu((xxu((xxxxxxxxxxxxxxxxu((xxu((xxu((xxxxxxxxxxxxxxu((ÿÿÿÿÿÿÿÿ    testbenchÿÿÿÿ*/13579;=BGLNPRTVX]!readio6ps2_clkSclockYtrmseltps2_dataUvsync_nQwritemem4waitr>diag^writeio8 bootstrapxint0ÉbMint1Íint2Ñreset_nWint3Õint4Ùint5ÝgHint6áint7åintselprCramsellhsync_nOreset~inta<readmem2data0intr:addr+romselhÿÿÿÿ˜¤¶ì

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.