OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [reportgen.log] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512
Release 8.2.02i reportgen I.33
2
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
3
 
4 18 samiam9512
SCOTT-H-PC::  Sat Nov 04 19:31:52 2006
5 11 samiam9512
 
6 18 samiam9512
C:\Xilinx\bin\nt\reportgen.exe -intstyle ise -delay -o testbench testbench.ncd
7 11 samiam9512
 
8
Loading device for application Rf_Device from file '3s1000.nph' in environment
9
C:\Xilinx.
10
   "testbench" is an NCD, version 3.1, device xc3s1000, package ft256, speed -4
11 18 samiam9512
ReportGen:LoadDesign: 'testbench.ncd'
12 11 samiam9512
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
13
Celsius)
14
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
15
Device speed data version:  "PRODUCTION 1.39 2006-07-07".
16
 
17 18 samiam9512
Generating Delay Report: testbench.dly
18 11 samiam9512
 
19
 
20
   The Delay Summary Report
21
 
22
 
23
The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0
24
 
25 18 samiam9512
   The AVERAGE CONNECTION DELAY for this design is:        2.105
26
   The MAXIMUM PIN DELAY IS:                              10.487
27
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   9.285
28 11 samiam9512
 
29
   Listing Pin Delays by value: (nsec)
30
 
31 18 samiam9512
    d < 2.00   < d < 4.00  < d < 6.00  < d < 8.00  < d < 11.00  d >= 11.00
32 11 samiam9512
   ---------   ---------   ---------   ---------   ---------   ---------
33 18 samiam9512
       15626        8599        2634         525         124           0
34 11 samiam9512
 
35
 
36
**************************
37
Generating Clock Report
38
**************************
39
 
40
+---------------------+--------------+------+------+------------+-------------+
41
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
42
+---------------------+--------------+------+------+------------+-------------+
43 18 samiam9512
|       reset_n_BUFGP |      BUFGMUX5| No   |  418 |  0.182     |  0.987      |
44 11 samiam9512
+---------------------+--------------+------+------+------------+-------------+
45 18 samiam9512
|         clock_BUFGP |      BUFGMUX0| No   | 1564 |  0.451     |  1.154      |
46 11 samiam9512
+---------------------+--------------+------+------+------------+-------------+
47
|select1/selecta/_and |              |      |      |            |             |
48 18 samiam9512
|                0000 |         Local|      |    7 |  0.067     |  2.166      |
49 11 samiam9512
+---------------------+--------------+------+------+------------+-------------+
50 18 samiam9512
|select1/selectd/_and |              |      |      |            |             |
51
|                0000 |         Local|      |    7 |  0.931     |  1.779      |
52
+---------------------+--------------+------+------+------------+-------------+
53 11 samiam9512
|select1/selectb/_and |              |      |      |            |             |
54 18 samiam9512
|                0000 |         Local|      |    7 |  0.048     |  1.842      |
55 11 samiam9512
+---------------------+--------------+------+------+------------+-------------+
56
|select1/selectc/_and |              |      |      |            |             |
57 18 samiam9512
|                0000 |         Local|      |    7 |  0.007     |  2.251      |
58 11 samiam9512
+---------------------+--------------+------+------+------------+-------------+
59
 
60
* Net Skew is the difference between the minimum and maximum routing
61
only delays for the net. Note this is different from Clock Skew which
62
is reported in TRCE timing report. Clock Skew is the difference between
63
the minimum and maximum path delays which includes logic delays.
64
 
65
 
66
Number of error messages: 0
67
Number of warning messages: 0
68
Number of info messages: 0
69
 
70
reportgen done!

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.