OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [reportgen.log] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512
Release 8.2.02i reportgen I.33
2
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
3
 
4
SCOTT-H-PC::  Sat Oct 28 20:52:32 2006
5
 
6
C:\Xilinx\bin\nt\reportgen.exe -intstyle ise -delay -o testbench_last_par
7
testbench_last_par.ncd
8
 
9
Loading device for application Rf_Device from file '3s1000.nph' in environment
10
C:\Xilinx.
11
   "testbench" is an NCD, version 3.1, device xc3s1000, package ft256, speed -4
12
ReportGen:LoadDesign: 'testbench_last_par.ncd'
13
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
14
Celsius)
15
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
16
Device speed data version:  "PRODUCTION 1.39 2006-07-07".
17
 
18
Generating Delay Report: testbench_last_par.dly
19
 
20
 
21
   The Delay Summary Report
22
 
23
 
24
The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0
25
 
26
   The AVERAGE CONNECTION DELAY for this design is:        2.453
27
   The MAXIMUM PIN DELAY IS:                              11.917
28
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:  10.027
29
 
30
   Listing Pin Delays by value: (nsec)
31
 
32
    d < 2.00   < d < 4.00  < d < 6.00  < d < 8.00  < d < 12.00  d >= 12.00
33
   ---------   ---------   ---------   ---------   ---------   ---------
34
       12586        7604        4376         822         215           0
35
 
36
 
37
**************************
38
Generating Clock Report
39
**************************
40
 
41
+---------------------+--------------+------+------+------------+-------------+
42
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
43
+---------------------+--------------+------+------+------------+-------------+
44
|         clock_BUFGP |      BUFGMUX0| No   | 1244 |  0.453     |  1.153      |
45
+---------------------+--------------+------+------+------------+-------------+
46
|       reset_n_BUFGP |      BUFGMUX7| No   |  351 |  0.159     |  0.995      |
47
+---------------------+--------------+------+------+------------+-------------+
48
|select1/selecta/_and |              |      |      |            |             |
49
|                0000 |         Local|      |    7 |  1.950     |  2.312      |
50
+---------------------+--------------+------+------+------------+-------------+
51
|select1/selectb/_and |              |      |      |            |             |
52
|                0000 |         Local|      |    7 |  0.215     |  3.461      |
53
+---------------------+--------------+------+------+------------+-------------+
54
|select1/selectc/_and |              |      |      |            |             |
55
|                0000 |         Local|      |    7 |  0.227     |  3.201      |
56
+---------------------+--------------+------+------+------------+-------------+
57
|select1/selectd/_and |              |      |      |            |             |
58
|                0000 |         Local|      |    7 |  0.128     |  3.107      |
59
+---------------------+--------------+------+------+------------+-------------+
60
 
61
* Net Skew is the difference between the minimum and maximum routing
62
only delays for the net. Note this is different from Clock Skew which
63
is reported in TRCE timing report. Clock Skew is the difference between
64
the minimum and maximum path delays which includes logic delays.
65
 
66
 
67
Number of error messages: 0
68
Number of warning messages: 0
69
Number of info messages: 0
70
 
71
reportgen done!

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.