OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [testbench.pcf] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512
//! **************************************************************************
2 20 samiam9512
// Written by: Map I.33 on Wed Nov 15 08:50:27 2006
3 11 samiam9512
//! **************************************************************************
4
 
5
SCHEMATIC START;
6
COMP "b<0>" LOCATE = SITE "C9" LEVEL 1;
7
COMP "b<1>" LOCATE = SITE "E7" LEVEL 1;
8
COMP "b<2>" LOCATE = SITE "D5" LEVEL 1;
9
COMP "g<0>" LOCATE = SITE "A8" LEVEL 1;
10
COMP "g<1>" LOCATE = SITE "A5" LEVEL 1;
11
COMP "g<2>" LOCATE = SITE "C3" LEVEL 1;
12
COMP "r<0>" LOCATE = SITE "C8" LEVEL 1;
13
COMP "r<1>" LOCATE = SITE "D6" LEVEL 1;
14
COMP "r<2>" LOCATE = SITE "B1" LEVEL 1;
15
COMP "inta" LOCATE = SITE "P1" LEVEL 1;
16
COMP "intr" LOCATE = SITE "M4" LEVEL 1;
17
COMP "addr<0>" LOCATE = SITE "G1" LEVEL 1;
18
COMP "addr<1>" LOCATE = SITE "H4" LEVEL 1;
19
COMP "addr<2>" LOCATE = SITE "H3" LEVEL 1;
20
COMP "addr<3>" LOCATE = SITE "H1" LEVEL 1;
21
COMP "addr<4>" LOCATE = SITE "J1" LEVEL 1;
22
COMP "addr<5>" LOCATE = SITE "J2" LEVEL 1;
23
COMP "addr<6>" LOCATE = SITE "J3" LEVEL 1;
24
COMP "addr<7>" LOCATE = SITE "K1" LEVEL 1;
25 18 samiam9512
COMP "diag<0>" LOCATE = SITE "L2" LEVEL 1;
26 11 samiam9512
COMP "data<0>" LOCATE = SITE "E2" LEVEL 1;
27 18 samiam9512
COMP "diag<1>" LOCATE = SITE "K5" LEVEL 1;
28 11 samiam9512
COMP "data<1>" LOCATE = SITE "E1" LEVEL 1;
29 18 samiam9512
COMP "diag<2>" LOCATE = SITE "L3" LEVEL 1;
30 11 samiam9512
COMP "data<2>" LOCATE = SITE "F3" LEVEL 1;
31 18 samiam9512
COMP "diag<3>" LOCATE = SITE "M1" LEVEL 1;
32 11 samiam9512
COMP "data<3>" LOCATE = SITE "G5" LEVEL 1;
33 18 samiam9512
COMP "diag<4>" LOCATE = SITE "M2" LEVEL 1;
34 11 samiam9512
COMP "data<4>" LOCATE = SITE "F2" LEVEL 1;
35 18 samiam9512
COMP "diag<5>" LOCATE = SITE "L4" LEVEL 1;
36 11 samiam9512
COMP "data<5>" LOCATE = SITE "G4" LEVEL 1;
37 18 samiam9512
COMP "diag<6>" LOCATE = SITE "N1" LEVEL 1;
38 11 samiam9512
COMP "data<6>" LOCATE = SITE "G3" LEVEL 1;
39 18 samiam9512
COMP "diag<7>" LOCATE = SITE "M3" LEVEL 1;
40 11 samiam9512
COMP "data<7>" LOCATE = SITE "G2" LEVEL 1;
41 18 samiam9512
COMP "ps2_clk" LOCATE = SITE "B16" LEVEL 1;
42
COMP "clock" LOCATE = SITE "P8" LEVEL 1;
43 11 samiam9512
COMP "waitr" LOCATE = SITE "L5" LEVEL 1;
44
COMP "readmem" LOCATE = SITE "F4" LEVEL 1;
45
COMP "hsync_n" LOCATE = SITE "B7" LEVEL 1;
46
COMP "reset_n" LOCATE = SITE "E11" LEVEL 1;
47
COMP "writeio" LOCATE = SITE "F5" LEVEL 1;
48
COMP "vsync_n" LOCATE = SITE "D8" LEVEL 1;
49 18 samiam9512
COMP "ps2_data" LOCATE = SITE "E13" LEVEL 1;
50 11 samiam9512
COMP "readio" LOCATE = SITE "D2" LEVEL 1;
51
COMP "writemem" LOCATE = SITE "D1" LEVEL 1;
52
NET "clock_BUFGP/IBUFG" BEL "clock_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
53
NET "reset_n_BUFGP/IBUFG" BEL "reset_n_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
54
SCHEMATIC END;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.