OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [testbench.twr] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 samiam9512 
--------------------------------------------------------------------------------
2 
Release 8.2.02i Trace
3 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
4 
 
5 
C:\Xilinx\bin\nt\trce.exe -ise C:/Xilinx/ISEexamples/cpu8080/cpu8080.ise
6 
-intstyle ise -e 3 -l 3 -s 4 -xml testbench testbench.ncd -o testbench.twr
7 
testbench.pcf -ucf cpu8080.ucf
8 
 
9 
Design file:              testbench.ncd
10 
Physical constraint file: testbench.pcf
11 
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2006-07-07)
12 
Report level:             error report
13 
 
14 
Environment Variable      Effect
15 
--------------------      ------
16 
NONE                      No environment variables were set
17 
--------------------------------------------------------------------------------
18 
 
19 
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
20 
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
21 
   option. All paths that are not constrained will be reported in the
22 
   unconstrained paths section(s) of the report.
23 
 
24 
 
25 
 
26 
Data Sheet report:
27 
-----------------
28 
All values displayed in nanoseconds (ns)
29 
 
30 
Setup/Hold to clock clock
31 
------------+------------+------------+------------------+--------+
32 
            |  Setup to  |  Hold to   |                  | Clock  |
33 
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
34 
------------+------------+------------+------------------+--------+
35 18 samiam9512 
data<0>     |    3.965(R)|    0.042(R)|clock_BUFGP       |   0.000|
36 
            |    1.716(F)|    1.081(F)|clock_BUFGP       |   0.000|
37 
data<1>     |    3.965(R)|   -0.732(R)|clock_BUFGP       |   0.000|
38 
            |    2.447(F)|    0.996(F)|clock_BUFGP       |   0.000|
39 
data<2>     |    3.806(R)|   -0.355(R)|clock_BUFGP       |   0.000|
40 
            |    1.738(F)|    1.048(F)|clock_BUFGP       |   0.000|
41 
data<3>     |    5.193(R)|   -0.463(R)|clock_BUFGP       |   0.000|
42 
            |    1.689(F)|    1.447(F)|clock_BUFGP       |   0.000|
43 
data<4>     |    3.936(R)|   -0.405(R)|clock_BUFGP       |   0.000|
44 
            |    1.403(F)|    1.117(F)|clock_BUFGP       |   0.000|
45 
data<5>     |    3.854(R)|    0.020(R)|clock_BUFGP       |   0.000|
46 
            |    1.698(F)|    1.436(F)|clock_BUFGP       |   0.000|
47 
data<6>     |    3.854(R)|   -0.937(R)|clock_BUFGP       |   0.000|
48 
            |    1.673(F)|    1.399(F)|clock_BUFGP       |   0.000|
49 
data<7>     |    4.793(R)|    0.845(R)|clock_BUFGP       |   0.000|
50 
            |    2.873(F)|    0.161(F)|clock_BUFGP       |   0.000|
51 
ps2_clk     |    3.956(R)|   -1.538(R)|clock_BUFGP       |   0.000|
52 
ps2_data    |    3.986(R)|   -1.572(R)|clock_BUFGP       |   0.000|
53 11 samiam9512 
------------+------------+------------+------------------+--------+
54 
 
55 
Clock clock to Pad
56 
------------+------------+------------------+--------+
57 
            | clk (edge) |                  | Clock  |
58 
Destination |   to PAD   |Internal Clock(s) | Phase  |
59 
------------+------------+------------------+--------+
60 18 samiam9512 
addr<0>     |   11.994(R)|clock_BUFGP       |   0.000|
61 
addr<1>     |   10.876(R)|clock_BUFGP       |   0.000|
62 
addr<2>     |   10.900(R)|clock_BUFGP       |   0.000|
63 
addr<3>     |   11.231(R)|clock_BUFGP       |   0.000|
64 
addr<4>     |   11.054(R)|clock_BUFGP       |   0.000|
65 
addr<5>     |   10.716(R)|clock_BUFGP       |   0.000|
66 
addr<6>     |   10.985(R)|clock_BUFGP       |   0.000|
67 
addr<7>     |   11.936(R)|clock_BUFGP       |   0.000|
68 
addr<8>     |   12.143(R)|clock_BUFGP       |   0.000|
69 
addr<9>     |   11.668(R)|clock_BUFGP       |   0.000|
70 
addr<10>    |   10.082(R)|clock_BUFGP       |   0.000|
71 
addr<11>    |   10.764(R)|clock_BUFGP       |   0.000|
72 
addr<12>    |   11.272(R)|clock_BUFGP       |   0.000|
73 
addr<13>    |   11.196(R)|clock_BUFGP       |   0.000|
74 
addr<14>    |   12.084(R)|clock_BUFGP       |   0.000|
75 
addr<15>    |   14.492(R)|clock_BUFGP       |   0.000|
76 
b<0>        |   11.515(R)|clock_BUFGP       |   0.000|
77 
b<1>        |   12.241(R)|clock_BUFGP       |   0.000|
78 
b<2>        |   13.320(R)|clock_BUFGP       |   0.000|
79 
data<0>     |   23.632(R)|clock_BUFGP       |   0.000|
80 
            |   13.589(F)|clock_BUFGP       |   0.000|
81 
data<1>     |   24.480(R)|clock_BUFGP       |   0.000|
82 
            |   13.845(F)|clock_BUFGP       |   0.000|
83 
data<2>     |   24.410(R)|clock_BUFGP       |   0.000|
84 
            |   13.003(F)|clock_BUFGP       |   0.000|
85 
data<3>     |   24.240(R)|clock_BUFGP       |   0.000|
86 
            |   15.840(F)|clock_BUFGP       |   0.000|
87 
data<4>     |   23.917(R)|clock_BUFGP       |   0.000|
88 
            |   13.826(F)|clock_BUFGP       |   0.000|
89 
data<5>     |   23.894(R)|clock_BUFGP       |   0.000|
90 
            |   13.205(F)|clock_BUFGP       |   0.000|
91 
data<6>     |   25.143(R)|clock_BUFGP       |   0.000|
92 
            |   14.217(F)|clock_BUFGP       |   0.000|
93 
data<7>     |   24.504(R)|clock_BUFGP       |   0.000|
94 
            |   13.067(F)|clock_BUFGP       |   0.000|
95 
diag<0>     |   13.672(R)|clock_BUFGP       |   0.000|
96 
diag<1>     |   14.125(R)|clock_BUFGP       |   0.000|
97 
diag<2>     |   10.832(R)|clock_BUFGP       |   0.000|
98 
diag<5>     |   11.004(R)|clock_BUFGP       |   0.000|
99 
diag<6>     |   11.122(R)|clock_BUFGP       |   0.000|
100 
diag<7>     |   10.831(R)|clock_BUFGP       |   0.000|
101 
g<0>        |   11.901(R)|clock_BUFGP       |   0.000|
102 
g<1>        |   12.611(R)|clock_BUFGP       |   0.000|
103 
g<2>        |   16.391(R)|clock_BUFGP       |   0.000|
104 11 samiam9512 
hsync_n     |    7.261(R)|clock_BUFGP       |   0.000|
105 18 samiam9512 
inta        |   16.641(R)|clock_BUFGP       |   0.000|
106 
intr        |   14.027(F)|clock_BUFGP       |   0.000|
107 
r<0>        |   11.869(R)|clock_BUFGP       |   0.000|
108 
r<1>        |   12.611(R)|clock_BUFGP       |   0.000|
109 
r<2>        |   16.497(R)|clock_BUFGP       |   0.000|
110 
readio      |   11.892(R)|clock_BUFGP       |   0.000|
111 
readmem     |   11.470(R)|clock_BUFGP       |   0.000|
112 
vsync_n     |   11.388(R)|clock_BUFGP       |   0.000|
113 
writeio     |   10.297(R)|clock_BUFGP       |   0.000|
114 
writemem    |    9.754(R)|clock_BUFGP       |   0.000|
115 11 samiam9512 
------------+------------+------------------+--------+
116 
 
117 
Clock reset_n to Pad
118 
------------+------------+------------------+--------+
119 
            | clk (edge) |                  | Clock  |
120 
Destination |   to PAD   |Internal Clock(s) | Phase  |
121 
------------+------------+------------------+--------+
122 18 samiam9512 
data<0>     |   16.112(F)|reset_n_BUFGP     |   0.000|
123 
data<1>     |   17.018(F)|reset_n_BUFGP     |   0.000|
124 
data<2>     |   15.481(F)|reset_n_BUFGP     |   0.000|
125 
data<3>     |   17.519(F)|reset_n_BUFGP     |   0.000|
126 
data<4>     |   15.991(F)|reset_n_BUFGP     |   0.000|
127 
data<5>     |   15.232(F)|reset_n_BUFGP     |   0.000|
128 
data<6>     |   17.843(F)|reset_n_BUFGP     |   0.000|
129 
data<7>     |   16.272(F)|reset_n_BUFGP     |   0.000|
130 11 samiam9512 
------------+------------+------------------+--------+
131 
 
132 
Clock to Setup on destination clock clock
133 
---------------+---------+---------+---------+---------+
134 
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
135 
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
136 
---------------+---------+---------+---------+---------+
137 18 samiam9512 
clock          |   20.967|    8.556|   10.449|    8.106|
138 
reset_n        |   12.576|   12.576|    7.310|    7.310|
139 11 samiam9512 
---------------+---------+---------+---------+---------+
140 
 
141 18 samiam9512 
Clock to Setup on destination clock reset_n
142 
---------------+---------+---------+---------+---------+
143 
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
144 
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
145 
---------------+---------+---------+---------+---------+
146 
clock          |         |         |   10.315|         |
147 
---------------+---------+---------+---------+---------+
148 11 samiam9512 
 
149 18 samiam9512 
Pad to Pad
150 
---------------+---------------+---------+
151 
Source Pad     |Destination Pad|  Delay  |
152 
---------------+---------------+---------+
153 
ps2_clk        |diag<3>        |   13.322|
154 
ps2_data       |diag<4>        |   12.870|
155 
---------------+---------------+---------+
156 
 
157 
 
158 
Analysis completed Sat Nov 11 00:55:33 2006
159 11 samiam9512 
--------------------------------------------------------------------------------
160 
 
161 
Trace Settings:
162 
-------------------------
163 
Trace Settings
164 
 
165 
Peak Memory Usage: 182 MB
166 
 
167 
 
168 
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.