URL https://opencores.org/ocsvn/cryptopan_core/cryptopan_core/trunk

Subversion Repositories cryptopan_core

[/] [cryptopan_core/] [tags/] [local_import/] [cryptopan.prj] - Blame information for rev 4

Details | Compare with Previous | View Log


#-- Synplicity, Inc.
#-- Version Synplify Pro 8.6.2
#-- Project file /home/amb33/cryptopan/cryptopan.prj
#-- Written on Thu Feb 15 11:59:26 2007
 
 
#add_file options
add_file -vhdl -lib work "rtl/dual_bram_256x8.vhd"
add_file -vhdl -lib work "rtl/cryptopan_package.vhd"
add_file -vhdl -lib work "rtl/sbox.vhd"
add_file -vhdl -lib work "rtl/subbytesshiftrows.vhd"
add_file -vhdl -lib work "rtl/mixcolumns.vhd"
add_file -vhdl -lib work "rtl/round_unit.vhd"
add_file -vhdl -lib work "rtl/aes_encrypt_unit.vhd"
add_file -vhdl -lib work "rtl/cryptopan_unit.vhd"
 
 
#implementation: "rev_1"
impl -add rev_1 -type fpga
 
#device options
set_option -technology VIRTEX4
set_option -part XC4VFX60
set_option -package FF1152
set_option -speed_grade -11
 
#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
 
#map options
set_option -frequency 250.000
set_option -run_prop_extract 1
set_option -fanout_limit 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -modular 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 0
 
#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0
 
#VIF options
set_option -write_vif 1
 
#automatic place and route (vendor) options
set_option -write_apr_constraint 1
 
#set result format/file last
project -result_file "rev_1/cryptopan_unit.edf"
 
#
#implementation attributes
 
set_option -vlog_std v2001
set_option -project_relative_includes 1
 
#par_1 attributes
set_option -job par_1 -add par
set_option -job par_1 -option run_backannotation 0
impl -active "rev_1"

Line No.	Rev	Author	Line
1	2	tonyb33	`#-- Synplicity, Inc.`
2			`#-- Version Synplify Pro 8.6.2`
3			`#-- Project file /home/amb33/cryptopan/cryptopan.prj`
4			`#-- Written on Thu Feb 15 11:59:26 2007`
5
6
7			`#add_file options`
8			`add_file -vhdl -lib work "rtl/dual_bram_256x8.vhd"`
9			`add_file -vhdl -lib work "rtl/cryptopan_package.vhd"`
10			`add_file -vhdl -lib work "rtl/sbox.vhd"`
11			`add_file -vhdl -lib work "rtl/subbytesshiftrows.vhd"`
12			`add_file -vhdl -lib work "rtl/mixcolumns.vhd"`
13			`add_file -vhdl -lib work "rtl/round_unit.vhd"`
14			`add_file -vhdl -lib work "rtl/aes_encrypt_unit.vhd"`
15			`add_file -vhdl -lib work "rtl/cryptopan_unit.vhd"`
16
17
18			`#implementation: "rev_1"`
19			`impl -add rev_1 -type fpga`
20
21			`#device options`
22			`set_option -technology VIRTEX4`
23			`set_option -part XC4VFX60`
24			`set_option -package FF1152`
25			`set_option -speed_grade -11`
26
27			`#compilation/mapping options`
28			`set_option -default_enum_encoding default`
29			`set_option -symbolic_fsm_compiler 1`
30			`set_option -resource_sharing 1`
31			`set_option -use_fsm_explorer 0`
32
33			`#map options`
34			`set_option -frequency 250.000`
35			`set_option -run_prop_extract 1`
36			`set_option -fanout_limit 10000`
37			`set_option -disable_io_insertion 0`
38			`set_option -pipe 1`
39			`set_option -update_models_cp 0`
40			`set_option -verification_mode 0`
41			`set_option -modular 0`
42			`set_option -retiming 0`
43			`set_option -no_sequential_opt 0`
44			`set_option -fixgatedclocks 0`
45
46			`#simulation options`
47			`set_option -write_verilog 0`
48			`set_option -write_vhdl 0`
49
50			`#VIF options`
51			`set_option -write_vif 1`
52
53			`#automatic place and route (vendor) options`
54			`set_option -write_apr_constraint 1`
55
56			`#set result format/file last`
57			`project -result_file "rev_1/cryptopan_unit.edf"`
58
59			`#`
60			`#implementation attributes`
61
62			`set_option -vlog_std v2001`
63			`set_option -project_relative_includes 1`
64
65			`#par_1 attributes`
66			`set_option -job par_1 -add par`
67			`set_option -job par_1 -option run_backannotation 0`
68			`impl -active "rev_1"`

Browse

Tools

Subversion Repositories cryptopan_core

[/] [cryptopan_core/] [tags/] [local_import/] [cryptopan.prj] - Blame information for rev 4