OpenCores
URL https://opencores.org/ocsvn/cryptosorter/cryptosorter/trunk

Subversion Repositories cryptosorter

[/] [cryptosorter/] [trunk/] [lib/] [bsv/] [PLBMaster/] [fpga/] [plbmastertester.v] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 kfleming
/*
2
Copyright (c) 2007 MIT
3
 
4
Permission is hereby granted, free of charge, to any person
5
obtaining a copy of this software and associated documentation
6
files (the "Software"), to deal in the Software without
7
restriction, including without limitation the rights to use,
8
copy, modify, merge, publish, distribute, sublicense, and/or sell
9
copies of the Software, and to permit persons to whom the
10
Software is furnished to do so, subject to the following
11
conditions:
12
 
13
The above copyright notice and this permission notice shall be
14
included in all copies or substantial portions of the Software.
15
 
16
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
17
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
18
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
19
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
20
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
21
WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
23
OTHER DEALINGS IN THE SOFTWARE.
24
 
25
Author: Nirav Dave
26
*/
27
 
28
module plbmastertester(CLK,
29
                    RST,
30
 
31
                    plbMasterWires_mABus,
32
 
33
                    plbMasterWires_mBE,
34
 
35
                    plbMasterWires_mRNW,
36
 
37
                    plbMasterWires_mAbort,
38
 
39
                    plbMasterWires_mBusLock,
40
 
41
                    plbMasterWires_mCompress,
42
 
43
                    plbMasterWires_mGuarded,
44
 
45
                    plbMasterWires_mLockErr,
46
 
47
                    plbMasterWires_mMSize,
48
 
49
                    plbMasterWires_mOrdered,
50
 
51
                    plbMasterWires_mPriority,
52
 
53
                    plbMasterWires_mRdBurst,
54
 
55
                    plbMasterWires_mRequest,
56
 
57
                    plbMasterWires_mSize,
58
 
59
                    plbMasterWires_mType,
60
 
61
                    plbMasterWires_mWrBurst,
62
 
63
                    plbMasterWires_mWrDBus,
64
 
65
                    plbMasterWires_mRst,
66
                    plbMasterWires_mAddrAck,
67
                    plbMasterWires_mBusy,
68
                    plbMasterWires_mErr,
69
                    plbMasterWires_mRdBTerm,
70
                    plbMasterWires_mRdDAck,
71
                    plbMasterWires_mRdDBus,
72
                    plbMasterWires_mRdWdAddr,
73
                    plbMasterWires_mRearbitrate,
74
                    plbMasterWires_mWrBTerm,
75
                    plbMasterWires_mWrDAck,
76
                    plbMasterWires_mSSize,
77
                    plbMasterWires_sMErr,
78
                    plbMasterWires_sMBusy,
79
                    bramInitiatorWires_bramRST,
80
                    bramInitiatorWires_bramAddr,
81
                    bramInitiatorWires_bramDout,
82
                    bramInitiatorWires_bramWEN,
83
                    bramInitiatorWires_bramEN,
84
                    bramInitiatorWires_bramCLK,
85
                    bramInitiatorWires_bramDin);
86
  input  CLK;
87
  input  RST;
88
 
89
  // value method plbMasterWires_mABus
90
  output [31 : 0] plbMasterWires_mABus;
91
 
92
  // value method plbMasterWires_mBE
93
  output [7 : 0] plbMasterWires_mBE;
94
 
95
  // value method plbMasterWires_mRNW
96
  output plbMasterWires_mRNW;
97
 
98
  // value method plbMasterWires_mAbort
99
  output plbMasterWires_mAbort;
100
 
101
  // value method plbMasterWires_mBusLock
102
  output plbMasterWires_mBusLock;
103
 
104
  // value method plbMasterWires_mCompress
105
  output plbMasterWires_mCompress;
106
 
107
  // value method plbMasterWires_mGuarded
108
  output plbMasterWires_mGuarded;
109
 
110
  // value method plbMasterWires_mLockErr
111
  output plbMasterWires_mLockErr;
112
 
113
  // value method plbMasterWires_mMSize
114
  output [1 : 0] plbMasterWires_mMSize;
115
 
116
  // value method plbMasterWires_mOrdered
117
  output plbMasterWires_mOrdered;
118
 
119
  // value method plbMasterWires_mPriority
120
  output [1 : 0] plbMasterWires_mPriority;
121
 
122
  // value method plbMasterWires_mRdBurst
123
  output plbMasterWires_mRdBurst;
124
 
125
  // value method plbMasterWires_mRequest
126
  output plbMasterWires_mRequest;
127
 
128
  // value method plbMasterWires_mSize
129
  output [3 : 0] plbMasterWires_mSize;
130
 
131
  // value method plbMasterWires_mType
132
  output [2 : 0] plbMasterWires_mType;
133
 
134
  // value method plbMasterWires_mWrBurst
135
  output plbMasterWires_mWrBurst;
136
 
137
  // value method plbMasterWires_mWrDBus
138
  output [63 : 0] plbMasterWires_mWrDBus;
139
 
140
  // action method plbMasterWires_plbIN
141
  input  plbMasterWires_mRst;
142
  input  plbMasterWires_mAddrAck;
143
  input  plbMasterWires_mBusy;
144
  input  plbMasterWires_mErr;
145
  input  plbMasterWires_mRdBTerm;
146
  input  plbMasterWires_mRdDAck;
147
  input  [63 : 0] plbMasterWires_mRdDBus;
148
  input  [2 : 0] plbMasterWires_mRdWdAddr;
149
  input  plbMasterWires_mRearbitrate;
150
  input  plbMasterWires_mWrBTerm;
151
  input  plbMasterWires_mWrDAck;
152
  input  plbMasterWires_mSSize;
153
  input  plbMasterWires_sMErr;
154
  input  plbMasterWires_sMBusy;
155
 
156
  // action method bramTargetWires_bramIN
157
  output  [31 : 0] bramInitiatorWires_bramAddr;
158
  output  [31 : 0] bramInitiatorWires_bramDout;
159
  output  [3 : 0] bramInitiatorWires_bramWEN;
160
  output  bramInitiatorWires_bramEN;
161
  output  bramInitiatorWires_bramCLK;
162
  output  bramInitiatorWires_bramRST;
163
 
164
  // value method bramTargetWires_bramOUT
165
  input [31 : 0] bramInitiatorWires_bramDin;
166
 
167
  wire [13:0] bramInitiatorWires_bramAddr_our;
168
  assign bramInitiatorWires_bramAddr = {16'h00000,bramInitiatorWires_bramAddr_our, 2'b00};
169
  // signals for module outputs
170
  wire [31 : 0] bramTargetWires_dinBRAM,plbMasterWires_mABus;
171
 
172
  wire [63 : 0]  plbMasterWires_mWrDBus;
173
  wire [7 : 0] plbMasterWires_mBE;
174
  wire [3 : 0] plbMasterWires_mSize;
175
  wire [2 : 0] plbMasterWires_mType;
176
  wire [1 : 0] plbMasterWires_mMSize, plbMasterWires_mPriority;
177
  wire plbMasterWires_mAbort,
178
       plbMasterWires_mBusLock,
179
       plbMasterWires_mCompress,
180
       plbMasterWires_mGuarded,
181
       plbMasterWires_mLockErr,
182
       plbMasterWires_mOrdered,
183
       plbMasterWires_mRNW,
184
       plbMasterWires_mRdBurst,
185
       plbMasterWires_mRequest,
186
       plbMasterWires_mWrBurst;
187
 
188
wire RST_N;
189
assign RST_N = ~RST;
190
 
191
mkPLBMasterTester  m(
192
                .CLK(CLK),
193
                .RST_N(RST_N),
194
                .plbMasterWires_mABus(plbMasterWires_mABus),
195
                .plbMasterWires_mBE(plbMasterWires_mBE),
196
                .plbMasterWires_mRNW(plbMasterWires_mRNW),
197
                .plbMasterWires_mAbort(plbMasterWires_mAbort),
198
                .plbMasterWires_mBusLock(plbMasterWires_mBusLock),
199
                .plbMasterWires_mCompress(plbMasterWires_mCompress),
200
                .plbMasterWires_mGuarded(plbMasterWires_mGuarded),
201
                .plbMasterWires_mLockErr(plbMasterWires_mLockErr),
202
                .plbMasterWires_mMSize(plbMasterWires_mMSize),
203
                .plbMasterWires_mOrdered(plbMasterWires_mOrdered),
204
                .plbMasterWires_mPriority(plbMasterWires_mPriority),
205
                .plbMasterWires_mRdBurst(plbMasterWires_mRdBurst),
206
                .plbMasterWires_mRequest(plbMasterWires_mRequest),
207
                .plbMasterWires_mSize(plbMasterWires_mSize),
208
                .plbMasterWires_mType(plbMasterWires_mType),
209
                .plbMasterWires_mWrBurst(plbMasterWires_mWrBurst),
210
                .plbMasterWires_mWrDBus(plbMasterWires_mWrDBus),
211
                .plbMasterWires_mRst(plbMasterWires_mRst),
212
                .plbMasterWires_mAddrAck(plbMasterWires_mAddrAck),
213
                .plbMasterWires_mBusy(plbMasterWires_mBusy),
214
                .plbMasterWires_mErr(plbMasterWires_mErr),
215
                .plbMasterWires_mRdBTerm(plbMasterWires_mRdBTerm),
216
                .plbMasterWires_mRdDAck(plbMasterWires_mRdDAck),
217
                .plbMasterWires_mRdDBus(plbMasterWires_mRdDBus),
218
                .plbMasterWires_mRdWdAddr(plbMasterWires_mRdWdAddr),
219
                .plbMasterWires_mRearbitrate(plbMasterWires_mRearbitrate),
220
                .plbMasterWires_mWrBTerm(plbMasterWires_mWrBTerm),
221
                .plbMasterWires_mWrDAck(plbMasterWires_mWrDAck),
222
                .plbMasterWires_mSSize(plbMasterWires_mSSize),
223
                .plbMasterWires_sMErr(plbMasterWires_sMErr),
224
                .plbMasterWires_sMBusy(plbMasterWires_sMBusy),
225
                .bramInitiatorWires_bramAddr(bramInitiatorWires_bramAddr_our),
226
                .bramInitiatorWires_bramDout(bramInitiatorWires_bramDout),
227
                .bramInitiatorWires_bramWEN(bramInitiatorWires_bramWEN),
228
                .bramInitiatorWires_bramEN(bramInitiatorWires_bramEN),
229
                .bramInitiatorWires_bramCLK(bramInitiatorWires_bramCLK),
230
                .bramInitiatorWires_bramRST(bramInitiatorWires_bramRST),
231
                .bramInitiatorWires_din(bramInitiatorWires_bramDin)
232
                );
233
 
234
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.