OpenCores
URL https://opencores.org/ocsvn/cryptosorter/cryptosorter/trunk

Subversion Repositories cryptosorter

[/] [cryptosorter/] [trunk/] [memocodeDesignContest2008/] [xup/] [Sort/] [sorttester.v] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 kfleming
/*
2
Copyright (c) 2007 MIT
3
 
4
Permission is hereby granted, free of charge, to any person
5
obtaining a copy of this software and associated documentation
6
files (the "Software"), to deal in the Software without
7
restriction, including without limitation the rights to use,
8
copy, modify, merge, publish, distribute, sublicense, and/or sell
9
copies of the Software, and to permit persons to whom the
10
Software is furnished to do so, subject to the following
11
conditions:
12
 
13
The above copyright notice and this permission notice shall be
14
included in all copies or substantial portions of the Software.
15
 
16
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
17
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
18
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
19
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
20
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
21
WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
23
OTHER DEALINGS IN THE SOFTWARE.
24
 
25
Author: Nirav Dave
26
*/
27
 
28
module sorttester(CLK,
29
 
30
                    RST,
31
 
32
                    plbMasterWires_mABus,
33
 
34
                    plbMasterWires_mBE,
35
 
36
                    plbMasterWires_mRNW,
37
 
38
                    plbMasterWires_mAbort,
39
 
40
                    plbMasterWires_mBusLock,
41
 
42
                    plbMasterWires_mCompress,
43
 
44
                    plbMasterWires_mGuarded,
45
 
46
                    plbMasterWires_mLockErr,
47
 
48
                    plbMasterWires_mMSize,
49
 
50
                    plbMasterWires_mOrdered,
51
 
52
                    plbMasterWires_mPriority,
53
 
54
                    plbMasterWires_mRdBurst,
55
 
56
                    plbMasterWires_mRequest,
57
 
58
                    plbMasterWires_mSize,
59
 
60
                    plbMasterWires_mType,
61
 
62
                    plbMasterWires_mWrBurst,
63
 
64
                    plbMasterWires_mWrDBus,
65
 
66
                    plbMasterWires_mRst,
67
                    plbMasterWires_mAddrAck,
68
                    plbMasterWires_mBusy,
69
                    plbMasterWires_mErr,
70
                    plbMasterWires_mRdBTerm,
71
                    plbMasterWires_mRdDAck,
72
                    plbMasterWires_mRdDBus,
73
                    plbMasterWires_mRdWdAddr,
74
                    plbMasterWires_mRearbitrate,
75
                    plbMasterWires_mWrBTerm,
76
                    plbMasterWires_mWrDAck,
77
                    plbMasterWires_mSSize,
78
                    plbMasterWires_sMErr,
79
                    plbMasterWires_sMBusy,
80
                    bramInitiatorWires_bramRST,
81
                    bramInitiatorWires_bramAddr,
82
                    bramInitiatorWires_bramDout,
83
                    bramInitiatorWires_bramWEN,
84
                    bramInitiatorWires_bramEN,
85
                    bramInitiatorWires_bramCLK,
86
                    bramInitiatorWires_bramDin);
87
  input  CLK;
88
  input  RST;
89
 
90
  // value method plbMasterWires_mABus
91
  output [31 : 0] plbMasterWires_mABus;
92
 
93
  // value method plbMasterWires_mBE
94
  output [7 : 0] plbMasterWires_mBE;
95
 
96
  // value method plbMasterWires_mRNW
97
  output plbMasterWires_mRNW;
98
 
99
  // value method plbMasterWires_mAbort
100
  output plbMasterWires_mAbort;
101
 
102
  // value method plbMasterWires_mBusLock
103
  output plbMasterWires_mBusLock;
104
 
105
  // value method plbMasterWires_mCompress
106
  output plbMasterWires_mCompress;
107
 
108
  // value method plbMasterWires_mGuarded
109
  output plbMasterWires_mGuarded;
110
 
111
  // value method plbMasterWires_mLockErr
112
  output plbMasterWires_mLockErr;
113
 
114
  // value method plbMasterWires_mMSize
115
  output [1 : 0] plbMasterWires_mMSize;
116
 
117
  // value method plbMasterWires_mOrdered
118
  output plbMasterWires_mOrdered;
119
 
120
  // value method plbMasterWires_mPriority
121
  output [1 : 0] plbMasterWires_mPriority;
122
 
123
  // value method plbMasterWires_mRdBurst
124
  output plbMasterWires_mRdBurst;
125
 
126
  // value method plbMasterWires_mRequest
127
  output plbMasterWires_mRequest;
128
 
129
  // value method plbMasterWires_mSize
130
  output [3 : 0] plbMasterWires_mSize;
131
 
132
  // value method plbMasterWires_mType
133
  output [2 : 0] plbMasterWires_mType;
134
 
135
  // value method plbMasterWires_mWrBurst
136
  output plbMasterWires_mWrBurst;
137
 
138
  // value method plbMasterWires_mWrDBus
139
  output [63 : 0] plbMasterWires_mWrDBus;
140
 
141
  // action method plbMasterWires_plbIN
142
  input  plbMasterWires_mRst;
143
  input  plbMasterWires_mAddrAck;
144
  input  plbMasterWires_mBusy;
145
  input  plbMasterWires_mErr;
146
  input  plbMasterWires_mRdBTerm;
147
  input  plbMasterWires_mRdDAck;
148
  input  [63 : 0] plbMasterWires_mRdDBus;
149
  input  [2 : 0] plbMasterWires_mRdWdAddr;
150
  input  plbMasterWires_mRearbitrate;
151
  input  plbMasterWires_mWrBTerm;
152
  input  plbMasterWires_mWrDAck;
153
  input  plbMasterWires_mSSize;
154
  input  plbMasterWires_sMErr;
155
  input  plbMasterWires_sMBusy;
156
 
157
  // action method bramTargetWires_bramIN
158
  output  [31 : 0] bramInitiatorWires_bramAddr;
159
  output  [31 : 0] bramInitiatorWires_bramDout;
160
  output  [3 : 0] bramInitiatorWires_bramWEN;
161
  output  bramInitiatorWires_bramEN;
162
  output  bramInitiatorWires_bramCLK;
163
  output  bramInitiatorWires_bramRST;
164
 
165
  // value method bramTargetWires_bramOUT
166
  input [31 : 0] bramInitiatorWires_bramDin;
167
 
168
  wire [13:0] bramInitiatorWires_bramAddr_our;
169
  assign bramInitiatorWires_bramAddr = {16'h00000,bramInitiatorWires_bramAddr_our, 2'b00};
170
  // signals for module outputs
171
  wire [31 : 0] bramTargetWires_dinBRAM,plbMasterWires_mABus;
172
 
173
  wire [63 : 0]  plbMasterWires_mWrDBus;
174
  wire [7 : 0] plbMasterWires_mBE;
175
  wire [3 : 0] plbMasterWires_mSize;
176
  wire [2 : 0] plbMasterWires_mType;
177
  wire [1 : 0] plbMasterWires_mMSize, plbMasterWires_mPriority;
178
  wire plbMasterWires_mAbort,
179
       plbMasterWires_mBusLock,
180
       plbMasterWires_mCompress,
181
       plbMasterWires_mGuarded,
182
       plbMasterWires_mLockErr,
183
       plbMasterWires_mOrdered,
184
       plbMasterWires_mRNW,
185
       plbMasterWires_mRdBurst,
186
       plbMasterWires_mRequest,
187
       plbMasterWires_mWrBurst;
188
 
189
wire RST_N;
190
assign RST_N = ~RST;
191
 
192
mkSortTester  m(
193
                .CLK(CLK),
194
                .RST_N(RST_N),
195
                .plbMasterWires_mABus(plbMasterWires_mABus),
196
                .plbMasterWires_mBE(plbMasterWires_mBE),
197
                .plbMasterWires_mRNW(plbMasterWires_mRNW),
198
                .plbMasterWires_mAbort(plbMasterWires_mAbort),
199
                .plbMasterWires_mBusLock(plbMasterWires_mBusLock),
200
                .plbMasterWires_mCompress(plbMasterWires_mCompress),
201
                .plbMasterWires_mGuarded(plbMasterWires_mGuarded),
202
                .plbMasterWires_mLockErr(plbMasterWires_mLockErr),
203
                .plbMasterWires_mMSize(plbMasterWires_mMSize),
204
                .plbMasterWires_mOrdered(plbMasterWires_mOrdered),
205
                .plbMasterWires_mPriority(plbMasterWires_mPriority),
206
                .plbMasterWires_mRdBurst(plbMasterWires_mRdBurst),
207
                .plbMasterWires_mRequest(plbMasterWires_mRequest),
208
                .plbMasterWires_mSize(plbMasterWires_mSize),
209
                .plbMasterWires_mType(plbMasterWires_mType),
210
                .plbMasterWires_mWrBurst(plbMasterWires_mWrBurst),
211
                .plbMasterWires_mWrDBus(plbMasterWires_mWrDBus),
212
                .plbMasterWires_mRst(plbMasterWires_mRst),
213
                .plbMasterWires_mAddrAck(plbMasterWires_mAddrAck),
214
                .plbMasterWires_mBusy(plbMasterWires_mBusy),
215
                .plbMasterWires_mErr(plbMasterWires_mErr),
216
                .plbMasterWires_mRdBTerm(plbMasterWires_mRdBTerm),
217
                .plbMasterWires_mRdDAck(plbMasterWires_mRdDAck),
218
                .plbMasterWires_mRdDBus(plbMasterWires_mRdDBus),
219
                .plbMasterWires_mRdWdAddr(plbMasterWires_mRdWdAddr),
220
                .plbMasterWires_mRearbitrate(plbMasterWires_mRearbitrate),
221
                .plbMasterWires_mWrBTerm(plbMasterWires_mWrBTerm),
222
                .plbMasterWires_mWrDAck(plbMasterWires_mWrDAck),
223
                .plbMasterWires_mSSize(plbMasterWires_mSSize),
224
                .plbMasterWires_sMErr(plbMasterWires_sMErr),
225
                .plbMasterWires_sMBusy(plbMasterWires_sMBusy),
226
                .bramInitiatorWires_bramAddr(bramInitiatorWires_bramAddr_our),
227
                .bramInitiatorWires_bramDout(bramInitiatorWires_bramDout),
228
                .bramInitiatorWires_bramWEN(bramInitiatorWires_bramWEN),
229
                .bramInitiatorWires_bramEN(bramInitiatorWires_bramEN),
230
                .bramInitiatorWires_bramCLK(bramInitiatorWires_bramCLK),
231
                .bramInitiatorWires_bramRST(bramInitiatorWires_bramRST),
232
                .bramInitiatorWires_din(bramInitiatorWires_bramDin)
233
                );
234
 
235
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.