OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [quartus10/] [csa_fpga.v] - Blame information for rev 39

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 simon111
 
2
 
3
// this file is the test circuit
4
// author: Simom Panti
5
//
6
 
7
 
8
module csa_fpga(
9
                          output              bell
10
                        , input               clk
11
                        , input               rst
12
                        , input               flaga
13
                        , input               flagb
14
                        , input               flagc
15
                        , output              slcs
16
                        , output              pktend
17
                        , output reg          sloe
18
                        , output reg          slwr
19
                        , output reg          slrd
20
                        , output reg [ 1:0]   fifoadr
21
                        , inout      [15:0]   fd
22
                        , input               ifclk
23
                        , output     [ 7:0]   led
24
                        , output     [ 3:0]   ledseg
25
                        , output     [ 7:0]   seg_d
26
             );
27
 
28
 
29
        wire usbclk = ifclk;
30
 
31
        assign bell = 1'h1;
32
 
33
 
34 39 simon111
        reg [15:0] data_r;
35
        wire ep2_busy;
36
 
37
        always @(posedge usbclk)
38
                if(~ep2_busy)
39
                        data_r<= data_r + 16'h1;
40
 
41 28 simon111
        ////////////////////////////////////////////////////////////////////////////////
42 33 simon111
        // led segement control
43 28 simon111
        ////////////////////////////////////////////////////////////////////////////////
44
 
45 33 simon111
        ledseg_cnt ledseg_cnt(
46 28 simon111
                         .clk      (usbclk)
47
                       , .rst      (rst)
48 39 simon111
                       , .data     (data_r)
49 28 simon111
                       , .seg      (ledseg)
50
                       , .segd     (seg_d)
51
                        );
52
 
53
        ////////////////////////////////////////////////////////////////////////////////
54
        // usb interface
55
        ////////////////////////////////////////////////////////////////////////////////
56
 
57 39 simon111
        usb_cnt usb_cnt(
58
                         .clk     (usbclk)
59
                       , .pktend  (pktend)
60
                       , .sloe    (sloe)
61
                       , .slwr    (slwr)
62
                       , .slcs    (slcs)
63
                       , .slrd    (slrd)
64
                       , .fifoadr (fifoadr)
65
                       , .fd      (fd)
66
                       , .ep2_t   (flagc)
67
                       , .ep2_busy(ep2_busy)
68
                       , .ep2_wr  (data_r[0])
69
                       , .ep2_data(data_r)
70
                       , .ep6_t   (flaga)
71
                       , .ep6_f   ()
72
                       , .ep6_data()
73
                       , .ep8_t   (flagb)
74
                       , .ep8_f   ()
75
                       , .ep8_data()
76
                        );
77 28 simon111
 
78
 
79
        ////////////////////////////////////////////////////////////////////////////////
80
        // csa decrypt module
81
        ////////////////////////////////////////////////////////////////////////////////
82
        decrypt csa_decrypt(
83 30 simon111
                                 . clk            (usbclk)
84 28 simon111
                                ,. rst            (rst)
85
                                ,. ck             (64'h0000000000000000)
86
                                ,. key_en         (1'h0)
87
                                ,. even_odd       (1'h0)
88
                                ,. en             ()
89
                                ,. encrypted      ()
90
                                ,. decrypted      ()
91
                                ,. invalid        ()
92
                    );
93
 
94
 
95
endmodule
96
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.