OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [boards/] [qmtech_sdram_lx16/] [darksocv.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcelos
# Copyright (c) 2018, Marcelo Samsoniuk
2
# All rights reserved.
3
#
4
# Redistribution and use in source and binary forms, with or without
5
# modification, are permitted provided that the following conditions are met:
6
#
7
# * Redistributions of source code must retain the above copyright notice, this
8
#   list of conditions and the following disclaimer.
9
#
10
# * Redistributions in binary form must reproduce the above copyright notice,
11
#   this list of conditions and the following disclaimer in the documentation
12
#   and/or other materials provided with the distribution.
13
#
14
# * Neither the name of the copyright holder nor the names of its
15
#   contributors may be used to endorse or promote products derived from
16
#   this software without specific prior written permission.
17
#
18
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
22
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
24
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
25
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
26
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
 
29
# QMtech SDRAM/LX16 board
30
 
31
NET XCLK            LOC = A10 | PERIOD = 50MHz HIGH 50%;
32
NET XRES            LOC = T8  | PULLUP;
33
 
34
NET LED[3]          LOC = B12;
35
NET LED[2]          LOC = C11;
36
NET LED[1]          LOC = T9; # board led
37
NET LED[0]          LOC = R9; # board led
38
 
39
# QMtech expansion board -> connector -> SDRAM/LX16 board
40
 
41
NET UART_RXD        LOC = E16; # F22 -> J2-15 -> E15
42
NET UART_TXD        LOC = E15; # G22 -> J2-16 -> E16
43
 
44
NET DEBUG[3]        LOC = L14; # P23 -> J2-40 -> L14
45
NET DEBUG[2]        LOC = L16; # P24 -> J2-39 -> L16
46
NET DEBUG[1]        LOC = K16; # N21 -> J2-38 -> K16
47
NET DEBUG[0]        LOC = K15; # N22 -> J2-37 -> K15

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.