OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [sim/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcelos
# Copyright (c) 2018, Marcelo Samsoniuk
2
# All rights reserved.
3
#
4
# Redistribution and use in source and binary forms, with or without
5
# modification, are permitted provided that the following conditions are met:
6
#
7
## Redistributions of source code must retain the above copyright notice, this
8
#   list of conditions and the following disclaimer.
9
#
10
## Redistributions in binary form must reproduce the above copyright notice,
11
#   this list of conditions and the following disclaimer in the documentation
12
#   and/or other materials provided with the distribution.
13
#
14
## Neither the name of the copyright holder nor the names of its
15
#   contributors may be used to endorse or promote products derived from
16
#   this software without specific prior written permission.
17
#
18
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
22
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
24
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
25
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
26
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
 
29
ifndef ICARUS
30
    ICARUS = iverilog
31
endif
32
 
33
RTLS = darksimv.v ../rtl/darksocv.v ../rtl/darkuart.v ../rtl/darkriscv.v
34
INCS = ../rtl/config.vh
35
XSIM = darksocv
36
VCDS = darksocv.vcd
37
 
38
ifdef HARVARD
39
        SRCS = ../src/darksocv.rom.mem ../src/darksocv.ram.mem
40
else
41
        SRCS = ../src/darksocv.mem
42
endif
43
 
44
DEPS = $(SRCS) $(RTLS) $(INCS)
45
 
46
all: $(VCDS)
47
        echo simulation ok.
48
 
49
clean:
50
        -rm $(VCDS) $(XSIM)
51
 
52
$(VCDS): $(XSIM)
53
        ./$(XSIM)
54
 
55
 
56
$(XSIM): $(DEPS)
57
        $(ICARUS) -I ../rtl -o $(XSIM) $(RTLS)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.