OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [src/] [io.s] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcelos
        .file   "io.c"
2
        .option nopic
3
        .text
4
        .align  2
5
        .globl  board_name
6
        .type   board_name, @function
7
board_name:
8
        beqz    a0,.L3
9
        li      a5,1
10
        beq     a0,a5,.L4
11
        li      a5,2
12
        beq     a0,a5,.L5
13
        li      a5,3
14
        beq     a0,a5,.L6
15
        li      a5,4
16
        beq     a0,a5,.L7
17
        li      a5,5
18
        beq     a0,a5,.L8
19
        li      a5,6
20
        beq     a0,a5,.L9
21
        li      a5,7
22
        beq     a0,a5,.L10
23
        li      a5,8
24
        beq     a0,a5,.L11
25
        li      a5,9
26
        beq     a0,a5,.L12
27
        lui     a0,%hi(.LC10)
28
        addi    a0,a0,%lo(.LC10)
29
        ret
30
.L3:
31
        lui     a0,%hi(.LC2)
32
        addi    a0,a0,%lo(.LC2)
33
        ret
34
.L4:
35
        lui     a0,%hi(.LC3)
36
        addi    a0,a0,%lo(.LC3)
37
        ret
38
.L5:
39
        lui     a0,%hi(.LC4)
40
        addi    a0,a0,%lo(.LC4)
41
        ret
42
.L6:
43
        lui     a0,%hi(.LC5)
44
        addi    a0,a0,%lo(.LC5)
45
        ret
46
.L7:
47
        lui     a0,%hi(.LC6)
48
        addi    a0,a0,%lo(.LC6)
49
        ret
50
.L8:
51
        lui     a0,%hi(.LC7)
52
        addi    a0,a0,%lo(.LC7)
53
        ret
54
.L9:
55
        lui     a0,%hi(.LC8)
56
        addi    a0,a0,%lo(.LC8)
57
        ret
58
.L10:
59
        lui     a0,%hi(.LC1)
60
        addi    a0,a0,%lo(.LC1)
61
        ret
62
.L11:
63
        lui     a0,%hi(.LC9)
64
        addi    a0,a0,%lo(.LC9)
65
        ret
66
.L12:
67
        lui     a0,%hi(.LC0)
68
        addi    a0,a0,%lo(.LC0)
69
        ret
70
        .size   board_name, .-board_name
71
        .globl  utimers
72
        .globl  threads
73
        .comm   io,16,4
74
        .section        .rodata.str1.4,"aMS",@progbits,1
75
        .align  2
76
.LC0:
77
        .string "qmtech artix7 a35"
78
        .zero   2
79
.LC1:
80
        .string "digilent spartan3 s200"
81
        .zero   1
82
.LC2:
83
        .string "simulation only"
84
.LC3:
85
        .string "avnet microboard lx9"
86
        .zero   3
87
.LC4:
88
        .string "xilinx ac701 a200"
89
        .zero   2
90
.LC5:
91
        .string "qmtech sdram lx16"
92
        .zero   2
93
.LC6:
94
        .string "qmtech spartan7 s15"
95
.LC7:
96
        .string "lattice brevia2 lxp2"
97
        .zero   3
98
.LC8:
99
        .string "piswords rs485 lx9"
100
        .zero   1
101
.LC9:
102
        .string "aliexpress hpc/40gbe k420"
103
        .zero   2
104
.LC10:
105
        .string "unknown"
106
        .section        .sbss,"aw",@nobits
107
        .align  2
108
        .type   utimers, @object
109
        .size   utimers, 4
110
utimers:
111
        .zero   4
112
        .type   threads, @object
113
        .size   threads, 4
114
threads:
115
        .zero   4
116
        .ident  "GCC: (GNU) 9.0.0 20180818 (experimental)"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.