OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [src/] [io.s] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcelos
        .file   "io.c"
2
        .option nopic
3
        .text
4
        .align  2
5
        .globl  board_name
6
        .type   board_name, @function
7
board_name:
8 4 marcelos
        .LA2: auipc     a5,%pcrel_hi(.LC2)
9
        addi    a5,a5,%pcrel_lo(.LA2)
10
        beqz    a0,.L1
11
        .LA3: auipc     a5,%pcrel_hi(.LC3)
12
        li      a4,1
13
        addi    a5,a5,%pcrel_lo(.LA3)
14
        beq     a0,a4,.L1
15
        .LA4: auipc     a5,%pcrel_hi(.LC4)
16
        li      a4,2
17
        addi    a5,a5,%pcrel_lo(.LA4)
18
        beq     a0,a4,.L1
19
        .LA5: auipc     a5,%pcrel_hi(.LC5)
20
        li      a4,3
21
        addi    a5,a5,%pcrel_lo(.LA5)
22
        beq     a0,a4,.L1
23
        .LA6: auipc     a5,%pcrel_hi(.LC6)
24
        li      a4,4
25
        addi    a5,a5,%pcrel_lo(.LA6)
26
        beq     a0,a4,.L1
27
        .LA7: auipc     a5,%pcrel_hi(.LC7)
28
        li      a4,5
29
        addi    a5,a5,%pcrel_lo(.LA7)
30
        beq     a0,a4,.L1
31
        .LA8: auipc     a5,%pcrel_hi(.LC8)
32
        li      a4,6
33
        addi    a5,a5,%pcrel_lo(.LA8)
34
        beq     a0,a4,.L1
35
        .LA1: auipc     a5,%pcrel_hi(.LC1)
36
        li      a4,7
37
        addi    a5,a5,%pcrel_lo(.LA1)
38
        beq     a0,a4,.L1
39
        .LA9: auipc     a5,%pcrel_hi(.LC9)
40
        li      a4,8
41
        addi    a5,a5,%pcrel_lo(.LA9)
42
        beq     a0,a4,.L1
43
        .LA0: auipc     a5,%pcrel_hi(.LC0)
44
        li      a4,9
45
        addi    a5,a5,%pcrel_lo(.LA0)
46
        beq     a0,a4,.L1
47
        .LA10: auipc    a5,%pcrel_hi(.LC10)
48
        addi    a5,a5,%pcrel_lo(.LA10)
49
.L1:
50
        mv      a0,a5
51 2 marcelos
        ret
52
        .size   board_name, .-board_name
53
        .globl  utimers
54
        .globl  threads
55
        .comm   io,16,4
56
        .section        .rodata.str1.4,"aMS",@progbits,1
57
        .align  2
58
.LC0:
59
        .string "qmtech artix7 a35"
60
        .zero   2
61
.LC1:
62
        .string "digilent spartan3 s200"
63
        .zero   1
64
.LC2:
65
        .string "simulation only"
66
.LC3:
67
        .string "avnet microboard lx9"
68
        .zero   3
69
.LC4:
70
        .string "xilinx ac701 a200"
71
        .zero   2
72
.LC5:
73
        .string "qmtech sdram lx16"
74
        .zero   2
75
.LC6:
76
        .string "qmtech spartan7 s15"
77
.LC7:
78
        .string "lattice brevia2 lxp2"
79
        .zero   3
80
.LC8:
81
        .string "piswords rs485 lx9"
82
        .zero   1
83
.LC9:
84
        .string "aliexpress hpc/40gbe k420"
85
        .zero   2
86
.LC10:
87
        .string "unknown"
88
        .section        .sbss,"aw",@nobits
89
        .align  2
90
        .type   utimers, @object
91
        .size   utimers, 4
92
utimers:
93
        .zero   4
94
        .type   threads, @object
95
        .size   threads, 4
96
threads:
97
        .zero   4
98
        .ident  "GCC: (GNU) 9.0.0 20180818 (experimental)"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.