URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] [verilog/] [dbg_cpu.v] - Blame information for rev 141

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  dbg_cpu.v                                                   ////
////                                                              ////
////                                                              ////
////  This file is part of the SoC Debug Interface.               ////
////  http://www.opencores.org/projects/DebugInterface/           ////
////                                                              ////
////  Author(s):                                                  ////
////       Igor Mohor (igorm@opencores.org)                       ////
////                                                              ////
////                                                              ////
////  All additional information is avaliable in the README.txt   ////
////  file.                                                       ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 - 2004 Authors                            ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.8  2004/03/28 20:27:01  igorm
// New release of the debug interface (3rd. release).
//
// Revision 1.7  2004/01/25 14:04:18  mohor
// All flipflops are reset.
//
// Revision 1.6  2004/01/22 13:58:53  mohor
// Port signals are all set to zero after reset.
//
// Revision 1.5  2004/01/19 07:32:41  simons
// Reset values width added because of FV, a good sentence changed because some tools can not handle it.
//
// Revision 1.4  2004/01/17 18:38:11  mohor
// cpu_tall_o is set with cpu_stb_o or register.
//
// Revision 1.3  2004/01/17 18:01:24  mohor
// New version.
//
// Revision 1.2  2004/01/17 17:01:14  mohor
// Almost finished.
//
// Revision 1.1  2004/01/16 14:53:31  mohor
// *** empty log message ***
//
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "dbg_cpu_defines.v"
 
// Top module
module dbg_cpu(
                // JTAG signals
                tck_i,
                tdi_i,
                tdo_o,
 
                // TAP states
                shift_dr_i,
                pause_dr_i,
                update_dr_i,
 
                cpu_ce_i,
                crc_match_i,
                crc_en_o,
                shift_crc_o,
                rst_i,
 
                // CPU
                cpu_clk_i,
                cpu_addr_o, cpu_data_i, cpu_data_o, cpu_bp_i, cpu_stall_o,
                cpu_stb_o,
                cpu_we_o, cpu_ack_i, cpu_rst_o
 
              );
 
// JTAG signals
input         tck_i;
input         tdi_i;
output        tdo_o;
 
// TAP states
input         shift_dr_i;
input         pause_dr_i;
input         update_dr_i;
 
input         cpu_ce_i;
input         crc_match_i;
output        crc_en_o;
output        shift_crc_o;
input         rst_i;
 
// CPU
input         cpu_clk_i;
output [31:0] cpu_addr_o;
output [31:0] cpu_data_o;
input         cpu_bp_i;
output        cpu_stall_o;
input  [31:0] cpu_data_i;
output        cpu_stb_o;
output        cpu_we_o;
input         cpu_ack_i;
output        cpu_rst_o;
 
reg           cpu_stb_o;
wire          cpu_reg_stall;
reg           tdo_o;
reg           cpu_ack_q;
reg           cpu_ack_csff;
reg           cpu_ack_tck;
 
reg    [31:0] cpu_dat_tmp, cpu_data_dsff;
reg    [31:0] cpu_addr_dsff;
reg           cpu_we_dsff;
reg    [`DBG_CPU_DR_LEN -1 :0] dr;
wire          enable;
wire          cmd_cnt_en;
reg     [`DBG_CPU_CMD_CNT_WIDTH -1:0] cmd_cnt;
wire          cmd_cnt_end;
reg           cmd_cnt_end_q;
reg           addr_len_cnt_en;
reg     [5:0] addr_len_cnt;
wire          addr_len_cnt_end;
reg           addr_len_cnt_end_q;
reg           crc_cnt_en;
reg     [`DBG_CPU_CRC_CNT_WIDTH -1:0] crc_cnt;
wire          crc_cnt_end;
reg           crc_cnt_end_q;
reg           data_cnt_en;
reg    [`DBG_CPU_DATA_CNT_WIDTH:0] data_cnt;
reg    [`DBG_CPU_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
wire          data_cnt_end;
reg           data_cnt_end_q;
reg           crc_match_reg;
 
reg    [`DBG_CPU_ACC_TYPE_LEN -1:0] acc_type;
reg    [`DBG_CPU_ADR_LEN -1:0] adr;
reg    [`DBG_CPU_LEN_LEN -1:0] len;
reg    [`DBG_CPU_LEN_LEN:0]    len_var;
wire   [`DBG_CPU_CTRL_LEN -1:0]ctrl_reg;
reg           start_rd_tck;
reg           rd_tck_started;
reg           start_rd_csff;
reg           start_cpu_rd;
reg           start_cpu_rd_q;
reg           start_wr_tck;
reg           start_wr_csff;
reg           start_cpu_wr;
reg           start_cpu_wr_q;
 
reg           status_cnt_en;
wire          status_cnt_end;
 
wire          half, long;
reg           half_q, long_q;
 
reg [`DBG_CPU_STATUS_CNT_WIDTH -1:0] status_cnt;
 
reg [`DBG_CPU_STATUS_LEN -1:0] status;
 
reg           cpu_overrun, cpu_overrun_csff, cpu_overrun_tck;
reg           underrun_tck;
 
reg           busy_cpu;
reg           busy_tck;
reg           cpu_end;
reg           cpu_end_rst;
reg           cpu_end_rst_csff;
reg           cpu_end_csff;
reg           cpu_end_tck, cpu_end_tck_q;
reg           busy_csff;
reg           latch_data;
reg           update_dr_csff, update_dr_cpu;
wire [`DBG_CPU_CTRL_LEN -1:0] cpu_reg_data_i;
wire                          cpu_reg_we;
 
reg           set_addr, set_addr_csff, set_addr_cpu, set_addr_cpu_q;
wire   [31:0] input_data;
 
wire          len_eq_0;
wire          crc_cnt_31;
 
reg           fifo_full;
reg     [7:0] mem [0:3];
reg           cpu_ce_csff;
reg           mem_ptr_init;
reg [`DBG_CPU_CMD_LEN -1: 0] curr_cmd;
wire          curr_cmd_go;
reg           curr_cmd_go_q;
wire          curr_cmd_wr_comm;
wire          curr_cmd_wr_ctrl;
wire          curr_cmd_rd_comm;
wire          curr_cmd_rd_ctrl;
wire          acc_type_read;
wire          acc_type_write;
 
 
assign enable = cpu_ce_i & shift_dr_i;
assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);
assign shift_crc_o = enable & status_cnt_end;  // Signals dbg module to shift out the CRC
 
assign curr_cmd_go      = (curr_cmd == `DBG_CPU_GO) && cmd_cnt_end;
assign curr_cmd_wr_comm = (curr_cmd == `DBG_CPU_WR_COMM) && cmd_cnt_end;
assign curr_cmd_wr_ctrl = (curr_cmd == `DBG_CPU_WR_CTRL) && cmd_cnt_end;
assign curr_cmd_rd_comm = (curr_cmd == `DBG_CPU_RD_COMM) && cmd_cnt_end;
assign curr_cmd_rd_ctrl = (curr_cmd == `DBG_CPU_RD_CTRL) && cmd_cnt_end;
 
assign acc_type_read    = (acc_type == `DBG_CPU_READ);
assign acc_type_write   = (acc_type == `DBG_CPU_WRITE);
 
 
 
reg [799:0] dr_text;
// Shift register for shifting in and out the data
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      latch_data <= #1 1'b0;
      dr <= #1 {`DBG_CPU_DR_LEN{1'b0}};
      dr_text = "reset";
    end
  else if (curr_cmd_rd_comm && crc_cnt_31)  // Latching data (from internal regs)
    begin
      dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
      dr_text = "latch reg data";
    end
  else if (curr_cmd_rd_ctrl && crc_cnt_31)  // Latching data (from control regs)
    begin
      dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN] <= #1 ctrl_reg;
      dr_text = "latch ctrl reg data";
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_31)  // Latchind first data (from WB)
    begin
      dr[31:0] <= #1 input_data[31:0];
      latch_data <= #1 1'b1;
      dr_text = "latch first data";
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)
    begin
      case (acc_type)  // synthesis parallel_case full_case
        `DBG_CPU_READ: begin
                      if(long & (~long_q))
                        begin
                          dr[31:0] <= #1 input_data[31:0];
                          latch_data <= #1 1'b1;
                          dr_text = "latch_data word";
                        end
                      else
                        begin
                          dr[31:0] <= #1 {dr[30:0], 1'b0};
                          latch_data <= #1 1'b0;
                          dr_text = "shift word";
                        end
                    end
      endcase
    end
  else if (enable && (!addr_len_cnt_end))
    begin
      dr <= #1 {dr[`DBG_CPU_DR_LEN -2:0], tdi_i};
      dr_text = "shift dr";
    end
end
 
 
 
assign cmd_cnt_en = enable & (~cmd_cnt_end);
 
 
// Command counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
  else if (cmd_cnt_en)
    cmd_cnt <= #1 cmd_cnt + 1'b1;
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
  else if (update_dr_i)
    curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
  else if (cmd_cnt == (`DBG_CPU_CMD_LEN -1))
    curr_cmd <= #1 {dr[`DBG_CPU_CMD_LEN-2 :0], tdi_i};
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd_go_q <= #1 1'b0;
  else
    curr_cmd_go_q <= #1 curr_cmd_go;
end
 
 
always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_rd_comm or curr_cmd_rd_ctrl or crc_cnt_end)
begin
  if (enable && (!addr_len_cnt_end))
    begin
      if (cmd_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        addr_len_cnt_en = 1'b1;
      else if (crc_cnt_end && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        addr_len_cnt_en = 1'b1;
      else
        addr_len_cnt_en = 1'b0;
    end
  else
    addr_len_cnt_en = 1'b0;
end
 
 
// Address/length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    addr_len_cnt <= #1 6'h0;
  else if (update_dr_i)
    addr_len_cnt <= #1 6'h0;
  else if (addr_len_cnt_en)
    addr_len_cnt <= #1 addr_len_cnt + 1'b1;
end
 
 
always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)
begin
  if (enable && (!data_cnt_end))
    begin
      if (cmd_cnt_end && curr_cmd_go && acc_type_write)
        data_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_read)
        data_cnt_en = 1'b1;
      else
        data_cnt_en = 1'b0;
    end
  else
    data_cnt_en = 1'b0;
end
 
 
// Data counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
  else if (data_cnt_en)
    data_cnt <= #1 data_cnt + 1'b1;
end
 
 
 
// Upper limit. Data counter counts until this value is reached.
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt_limit <= #1 {`DBG_CPU_DATA_CNT_LIM_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt_limit <= #1 len + 1'b1;
end
 
 
always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)
begin
  if (enable && (!crc_cnt_end) && cmd_cnt_end)
    begin
      if (addr_len_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        crc_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_write)
        crc_cnt_en = 1'b1;
      else if (cmd_cnt_end && (curr_cmd_go && acc_type_read || curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        crc_cnt_en = 1'b1;
      else
        crc_cnt_en = 1'b0;
    end
  else
    crc_cnt_en = 1'b0;
end
 
 
// crc counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
  else if(crc_cnt_en)
    crc_cnt <= #1 crc_cnt + 1'b1;
  else if (update_dr_i)
    crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
end
 
assign cmd_cnt_end      = cmd_cnt      == `DBG_CPU_CMD_LEN;
assign addr_len_cnt_end = addr_len_cnt == `DBG_CPU_DR_LEN;
assign crc_cnt_end      = crc_cnt      == `DBG_CPU_CRC_CNT_WIDTH'd32;
assign crc_cnt_31       = crc_cnt      == `DBG_CPU_CRC_CNT_WIDTH'd31;
assign data_cnt_end     = (data_cnt    == {data_cnt_limit, 3'b000});
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      crc_cnt_end_q       <= #1 1'b0;
      cmd_cnt_end_q       <= #1 1'b0;
      data_cnt_end_q      <= #1 1'b0;
      addr_len_cnt_end_q  <= #1 1'b0;
    end
  else
    begin
      crc_cnt_end_q       <= #1 crc_cnt_end;
      cmd_cnt_end_q       <= #1 cmd_cnt_end;
      data_cnt_end_q      <= #1 data_cnt_end;
      addr_len_cnt_end_q  <= #1 addr_len_cnt_end;
    end
end
 
 
// Status counter is made of 4 serialy connected registers
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
  else if (status_cnt_en)
    status_cnt <= #1 status_cnt + 1'b1;
end
 
 
always @ (enable or status_cnt_end or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or
          curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or
          acc_type_read or data_cnt_end or addr_len_cnt_end)
begin
  if (enable && (!status_cnt_end))
    begin
      if (crc_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        status_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_write)
        status_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_read)
        status_cnt_en = 1'b1;
      else if (addr_len_cnt_end && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        status_cnt_en = 1'b1;
      else
        status_cnt_en = 1'b0;
    end
  else
    status_cnt_en = 1'b0;
end
 
 
assign status_cnt_end = status_cnt == `DBG_CPU_STATUS_LEN;
 
 
// Latching acc_type, address and length
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      acc_type  <= #1 {`DBG_CPU_ACC_TYPE_LEN{1'b0}};
      adr       <= #1 {`DBG_CPU_ADR_LEN{1'b0}};
      len       <= #1 {`DBG_CPU_LEN_LEN{1'b0}};
      set_addr  <= #1 1'b0;
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_comm)
    begin
      acc_type  <= #1 dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN];
      adr       <= #1 dr[`DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_LEN_LEN];
      len       <= #1 dr[`DBG_CPU_LEN_LEN -1:0];
      set_addr  <= #1 1'b1;
    end
  else if(cpu_end_tck)               // Writing back the address
    begin
      adr  <= #1 cpu_addr_dsff;
    end
  else
    set_addr <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_match_reg <= #1 1'b0;
  else if(crc_cnt_end & (~crc_cnt_end_q))
    crc_match_reg <= #1 crc_match_i;
end
 
 
// Length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    len_var <= #1 {1'b0, {`DBG_CPU_LEN_LEN{1'b0}}};
  else if(update_dr_i)
    len_var <= #1 len + 1'b1;
  else if (start_rd_tck)
    begin
      if (len_var > 'd4)
        len_var <= #1 len_var - 3'd4;
      else
        len_var <= #1 {1'b0, {`DBG_CPU_LEN_LEN{1'b0}}};
    end
end
 
 
assign len_eq_0 = len_var == 'h0;
 
 
assign half = data_cnt[3:0] == 4'd15;
assign long = data_cnt[4:0] == 5'd31;
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      half_q <= #1  1'b0;
      long_q <= #1  1'b0;
    end
  else
    begin
      half_q <= #1 half;
      long_q <= #1 long;
    end
end
 
 
// Start cpu write cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_wr_tck <= #1 1'b0;
      cpu_dat_tmp <= #1 32'h0;
    end
  else if (curr_cmd_go && acc_type_write)
    begin
      if (long_q)
        begin
          start_wr_tck <= #1 1'b1;
          cpu_dat_tmp <= #1 dr[31:0];
        end
      else
        begin
          start_wr_tck <= #1 1'b0;
        end
    end
  else
    start_wr_tck <= #1 1'b0;
end
 
 
// cpu_data_o in WB clk domain
always @ (posedge cpu_clk_i)
begin
  cpu_data_dsff <= #1 cpu_dat_tmp;
end
 
assign cpu_data_o = cpu_data_dsff;
 
 
// Start cpu read cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    start_rd_tck <= #1 1'b0;
  else if (curr_cmd_go && (!curr_cmd_go_q) && acc_type_read)              // First read after cmd is entered
    start_rd_tck <= #1 1'b1;
  else if ((!start_rd_tck) && curr_cmd_go && acc_type_read  && (!len_eq_0) && (!fifo_full) && (!rd_tck_started) && (!cpu_ack_tck))
    start_rd_tck <= #1 1'b1;
  else
    start_rd_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    rd_tck_started <= #1 1'b0;
  else if (update_dr_i || cpu_end_tck && (!cpu_end_tck_q))
    rd_tck_started <= #1 1'b0;
  else if (start_rd_tck)
    rd_tck_started <= #1 1'b1;
end
 
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_rd_csff   <= #1 1'b0;
      start_cpu_rd    <= #1 1'b0;
      start_cpu_rd_q  <= #1 1'b0;
 
      start_wr_csff   <= #1 1'b0;
      start_cpu_wr    <= #1 1'b0;
      start_cpu_wr_q  <= #1 1'b0;
 
      set_addr_csff   <= #1 1'b0;
      set_addr_cpu    <= #1 1'b0;
      set_addr_cpu_q  <= #1 1'b0;
 
      cpu_ack_q       <= #1 1'b0;
    end
  else
    begin
      start_rd_csff   <= #1 start_rd_tck;
      start_cpu_rd    <= #1 start_rd_csff;
      start_cpu_rd_q  <= #1 start_cpu_rd;
 
      start_wr_csff   <= #1 start_wr_tck;
      start_cpu_wr    <= #1 start_wr_csff;
      start_cpu_wr_q  <= #1 start_cpu_wr;
 
      set_addr_csff   <= #1 set_addr;
      set_addr_cpu    <= #1 set_addr_csff;
      set_addr_cpu_q  <= #1 set_addr_cpu;
 
      cpu_ack_q       <= #1 cpu_ack_i;
    end
end
 
 
// cpu_stb_o
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_stb_o <= #1 1'b0;
  else if (cpu_ack_i)
    cpu_stb_o <= #1 1'b0;
  else if ((start_cpu_wr && (!start_cpu_wr_q)) || (start_cpu_rd && (!start_cpu_rd_q)))
    cpu_stb_o <= #1 1'b1;
end
 
 
assign cpu_stall_o = cpu_stb_o | cpu_reg_stall;
 
 
// cpu_addr_o logic
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_addr_dsff <= #1 32'h0;
  else if (set_addr_cpu && (!set_addr_cpu_q)) // Setting starting address
    cpu_addr_dsff <= #1 adr;
  else if (cpu_ack_i && (!cpu_ack_q))
    cpu_addr_dsff <= #1 cpu_addr_dsff + 3'd4;
end
 
 
assign cpu_addr_o = cpu_addr_dsff;
 
 
always @ (posedge cpu_clk_i)
begin
  cpu_we_dsff <= #1 curr_cmd_go && acc_type_write;
end
 
 
assign cpu_we_o = cpu_we_dsff;
 
 
 
// Logic for detecting end of transaction
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_end <= #1 1'b0;
  else if (cpu_ack_i && (!cpu_ack_q))
    cpu_end <= #1 1'b1;
  else if (cpu_end_rst)
    cpu_end <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_end_csff  <= #1 1'b0;
      cpu_end_tck   <= #1 1'b0;
      cpu_end_tck_q <= #1 1'b0;
    end
  else
    begin
      cpu_end_csff  <= #1 cpu_end;
      cpu_end_tck   <= #1 cpu_end_csff;
      cpu_end_tck_q <= #1 cpu_end_tck;
    end
end
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_end_rst_csff <= #1 1'b0;
      cpu_end_rst      <= #1 1'b0;
    end
  else
    begin
      cpu_end_rst_csff <= #1 cpu_end_tck;
      cpu_end_rst      <= #1 cpu_end_rst_csff;
    end
end
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    busy_cpu <= #1 1'b0;
  else if (cpu_end_rst)
    busy_cpu <= #1 1'b0;
  else if (cpu_stb_o)
    busy_cpu <= #1 1'b1;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      busy_csff       <= #1 1'b0;
      busy_tck        <= #1 1'b0;
 
      update_dr_csff  <= #1 1'b0;
      update_dr_cpu   <= #1 1'b0;
    end
  else
    begin
      busy_csff       <= #1 busy_cpu;
      busy_tck        <= #1 busy_csff;
 
      update_dr_csff  <= #1 update_dr_i;
      update_dr_cpu   <= #1 update_dr_csff;
    end
end
 
 
// Detecting overrun when write operation.
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_overrun <= #1 1'b0;
  else if(start_cpu_wr && (!start_cpu_wr_q) && cpu_ack_i)
    cpu_overrun <= #1 1'b1;
  else if(update_dr_cpu) // error remains active until update_dr arrives
    cpu_overrun <= #1 1'b0;
end
 
 
// Detecting underrun when read operation
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    underrun_tck <= #1 1'b0;
  else if(latch_data && (!fifo_full) && (!data_cnt_end))
    underrun_tck <= #1 1'b1;
  else if(update_dr_i) // error remains active until update_dr arrives
    underrun_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_overrun_csff <= #1 1'b0;
      cpu_overrun_tck  <= #1 1'b0;
 
      cpu_ack_csff     <= #1 1'b0;
      cpu_ack_tck      <= #1 1'b0;
    end
  else
    begin
      cpu_overrun_csff <= #1 cpu_overrun;
      cpu_overrun_tck  <= #1 cpu_overrun_csff;
 
      cpu_ack_csff     <= #1 cpu_ack_i;
      cpu_ack_tck      <= #1 cpu_ack_csff;
    end
end
 
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_ce_csff  <= #1 1'b0;
      mem_ptr_init      <= #1 1'b0;
    end
  else
    begin
      cpu_ce_csff  <= #1  cpu_ce_i;
      mem_ptr_init      <= #1 ~cpu_ce_csff;
    end
end
 
 
// Logic for latching data that is read from cpu
always @ (posedge cpu_clk_i)
begin
  if (cpu_ack_i && (!cpu_ack_q))
    begin
      mem[0] <= #1 cpu_data_i[31:24];
      mem[1] <= #1 cpu_data_i[23:16];
      mem[2] <= #1 cpu_data_i[15:08];
      mem[3] <= #1 cpu_data_i[07:00];
    end
end
 
 
assign input_data = {mem[0], mem[1], mem[2], mem[3]};
 
 
// Fifo counter and empty/full detection
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    fifo_full <= #1 1'h0;
  else if (update_dr_i)
    fifo_full <= #1 1'h0;
  else if (cpu_end_tck && (!cpu_end_tck_q) && (!latch_data) && (!fifo_full))  // incrementing
    fifo_full <= #1 1'b1;
  else if (!(cpu_end_tck && (!cpu_end_tck_q)) && latch_data && (fifo_full))  // decrementing
    fifo_full <= #1 1'h0;
end
 
 
reg [799:0] tdo_text;
 
// TDO multiplexer
always @ (pause_dr_i or busy_tck or crc_cnt_end or crc_cnt_end_q or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or acc_type_read or crc_match_i or data_cnt_end or dr or data_cnt_end_q or crc_match_reg or status_cnt_en or status or addr_len_cnt_end or addr_len_cnt_end_q or curr_cmd_rd_comm or curr_cmd_rd_ctrl)
begin
  if (pause_dr_i)
    begin
    tdo_o = busy_tck;
    tdo_text = "busy_tck";
    end
  else if (crc_cnt_end && (!crc_cnt_end_q) && (curr_cmd_wr_comm || curr_cmd_wr_ctrl || curr_cmd_go && acc_type_write ))
    begin
      tdo_o = ~crc_match_i;
      tdo_text = "crc_match_i";
    end
  else if (curr_cmd_go && acc_type_read && crc_cnt_end && (!data_cnt_end))
    begin
      tdo_o = dr[31];
      tdo_text = "dr[31]";
    end
  else if (curr_cmd_go && acc_type_read && data_cnt_end && (!data_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
      tdo_text = "crc_match_reg";
    end
  else if ((curr_cmd_rd_comm || curr_cmd_rd_ctrl) && addr_len_cnt_end && (!addr_len_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
      tdo_text = "crc_match_reg_rd_comm";
    end
  else if ((curr_cmd_rd_comm || curr_cmd_rd_ctrl) && crc_cnt_end && (!addr_len_cnt_end))
    begin
      tdo_o = dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1];
      tdo_text = "rd_comm | rd_ctrl data";
    end
  else if (status_cnt_en)
    begin
      tdo_o = status[3];
      tdo_text = "status";
    end
  else
    begin
      tdo_o = 1'b0;
      tdo_text = "zero";
    end
end
 
reg [799:0] status_text;
// Status register
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
    status <= #1 {`DBG_CPU_STATUS_LEN{1'b0}};
    status_text = "reset";
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && (!(curr_cmd_go && acc_type_read)))
    begin
    status <= #1 {1'b0, 1'b0, cpu_overrun_tck, crc_match_i};
    status_text = "latch ni read";
    end
  else if (data_cnt_end && (!data_cnt_end_q) && curr_cmd_go && acc_type_read)
    begin
    status <= #1 {1'b0, 1'b0, underrun_tck, crc_match_reg};
    status_text = "latch read";
    end
  else if (addr_len_cnt_end && (!addr_len_cnt_end) && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
    begin
    status <= #1 {1'b0, 1'b0, 1'b0, crc_match_reg};
    status_text = "rd_comm | rd_ctrl";
    end
  else if (shift_dr_i && (!status_cnt_end))
    begin
    status <= #1 {status[`DBG_CPU_STATUS_LEN -2:0], status[`DBG_CPU_STATUS_LEN -1]};
    status_text = "shifting";
    end
end
// Following status is shifted out (MSB first):
// 3. bit:          1 if crc is OK, else 0
// 2. bit:          1'b0
// 1. bit:          0
// 0. bit:          1 if overrun occured during write (data couldn't be written fast enough)
//                    or underrun occured during read (data couldn't be read fast enough)
 
 
 
// Connecting cpu registers
assign cpu_reg_we = crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_ctrl;
assign cpu_reg_data_i = dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN];
 
dbg_cpu_registers i_dbg_cpu_registers
  (
    .data_i          (cpu_reg_data_i),
    .we_i            (cpu_reg_we),
    .tck_i           (tck_i),
    .bp_i            (cpu_bp_i),
    .rst_i           (rst_i),
    .cpu_clk_i       (cpu_clk_i),
    .ctrl_reg_o      (ctrl_reg),
    .cpu_stall_o     (cpu_reg_stall),
    .cpu_rst_o       (cpu_rst_o)
  );
 
 
 
 
 
endmodule
 

Line No.	Rev	Author	Line
1	100	mohor	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// dbg_cpu.v ////`
4			`//// ////`
5			`//// ////`
6	139	igorm	`//// This file is part of the SoC Debug Interface. ////`
7	100	mohor	`//// http://www.opencores.org/projects/DebugInterface/ ////`
8			`//// ////`
9			`//// Author(s): ////`
10			`//// Igor Mohor (igorm@opencores.org) ////`
11			`//// ////`
12			`//// ////`
13			`//// All additional information is avaliable in the README.txt ////`
14			`//// file. ////`
15			`//// ////`
16			`//////////////////////////////////////////////////////////////////////`
17			`//// ////`
18			`//// Copyright (C) 2000 - 2004 Authors ////`
19			`//// ////`
20			`//// This source file may be used and distributed without ////`
21			`//// restriction provided that this copyright statement is not ////`
22			`//// removed from the file and that any derivative work contains ////`
23			`//// the original copyright notice and the associated disclaimer. ////`
24			`//// ////`
25			`//// This source file is free software; you can redistribute it ////`
26			`//// and/or modify it under the terms of the GNU Lesser General ////`
27			`//// Public License as published by the Free Software Foundation; ////`
28			`//// either version 2.1 of the License, or (at your option) any ////`
29			`//// later version. ////`
30			`//// ////`
31			`//// This source is distributed in the hope that it will be ////`
32			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
33			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
34			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
35			`//// details. ////`
36			`//// ////`
37			`//// You should have received a copy of the GNU Lesser General ////`
38			`//// Public License along with this source; if not, download it ////`
39			`//// from http://www.opencores.org/lgpl.shtml ////`
40			`//// ////`
41			`//////////////////////////////////////////////////////////////////////`
42			`//`
43			`// CVS Revision History`
44			`//`
45			`// $Log: not supported by cvs2svn $`
46	141	igorm	`// Revision 1.8 2004/03/28 20:27:01 igorm`
47			`// New release of the debug interface (3rd. release).`
48			`//`
49	139	igorm	`// Revision 1.7 2004/01/25 14:04:18 mohor`
50			`// All flipflops are reset.`
51			`//`
52	123	mohor	`// Revision 1.6 2004/01/22 13:58:53 mohor`
53			`// Port signals are all set to zero after reset.`
54			`//`
55	121	mohor	`// Revision 1.5 2004/01/19 07:32:41 simons`
56			`// Reset values width added because of FV, a good sentence changed because some tools can not handle it.`
57			`//`
58	108	simons	`// Revision 1.4 2004/01/17 18:38:11 mohor`
59			`// cpu_tall_o is set with cpu_stb_o or register.`
60			`//`
61	104	mohor	`// Revision 1.3 2004/01/17 18:01:24 mohor`
62			`// New version.`
63			`//`
64	102	mohor	`// Revision 1.2 2004/01/17 17:01:14 mohor`
65			`// Almost finished.`
66			`//`
67	101	mohor	`// Revision 1.1 2004/01/16 14:53:31 mohor`
68			`// * empty log message *`
69	100	mohor	`//`
70			`//`
71	101	mohor	`//`
72	139	igorm
73	100	mohor	`// synopsys translate_off`
74			`include "timescale.v"
75			`// synopsys translate_on`
76			`include "dbg_cpu_defines.v"
77
78			`// Top module`
79			`module dbg_cpu(`
80			`// JTAG signals`
81			`tck_i,`
82			`tdi_i,`
83			`tdo_o,`
84
85			`// TAP states`
86			`shift_dr_i,`
87			`pause_dr_i,`
88			`update_dr_i,`
89
90			`cpu_ce_i,`
91			`crc_match_i,`
92			`crc_en_o,`
93			`shift_crc_o,`
94			`rst_i,`
95
96	139	igorm	`// CPU`
97			`cpu_clk_i,`
98			`cpu_addr_o, cpu_data_i, cpu_data_o, cpu_bp_i, cpu_stall_o,`
99	101	mohor	`cpu_stb_o,`
100	139	igorm	`cpu_we_o, cpu_ack_i, cpu_rst_o`
101	100	mohor
102			`);`
103
104			`// JTAG signals`
105			`input tck_i;`
106			`input tdi_i;`
107			`output tdo_o;`
108
109			`// TAP states`
110			`input shift_dr_i;`
111			`input pause_dr_i;`
112			`input update_dr_i;`
113
114			`input cpu_ce_i;`
115			`input crc_match_i;`
116			`output crc_en_o;`
117			`output shift_crc_o;`
118			`input rst_i;`
119	101	mohor
120	139	igorm	`// CPU`
121			`input cpu_clk_i;`
122			`output [31:0] cpu_addr_o;`
123	101	mohor	`output [31:0] cpu_data_o;`
124			`input cpu_bp_i;`
125			`output cpu_stall_o;`
126	139	igorm	`input [31:0] cpu_data_i;`
127	101	mohor	`output cpu_stb_o;`
128			`output cpu_we_o;`
129			`input cpu_ack_i;`
130			`output cpu_rst_o;`
131
132	139	igorm	`reg cpu_stb_o;`
133			`wire cpu_reg_stall;`
134	100	mohor	`reg tdo_o;`
135	139	igorm	`reg cpu_ack_q;`
136			`reg cpu_ack_csff;`
137			`reg cpu_ack_tck;`
138	100	mohor
139	139	igorm	`reg [31:0] cpu_dat_tmp, cpu_data_dsff;`
140			`reg [31:0] cpu_addr_dsff;`
141			`reg cpu_we_dsff;`
142			reg [`DBG_CPU_DR_LEN -1 :0] dr;
143			`wire enable;`
144	100	mohor	`wire cmd_cnt_en;`
145	139	igorm	reg [`DBG_CPU_CMD_CNT_WIDTH -1:0] cmd_cnt;
146	100	mohor	`wire cmd_cnt_end;`
147			`reg cmd_cnt_end_q;`
148	139	igorm	`reg addr_len_cnt_en;`
149			`reg [5:0] addr_len_cnt;`
150			`wire addr_len_cnt_end;`
151			`reg addr_len_cnt_end_q;`
152			`reg crc_cnt_en;`
153			reg [`DBG_CPU_CRC_CNT_WIDTH -1:0] crc_cnt;
154	100	mohor	`wire crc_cnt_end;`
155			`reg crc_cnt_end_q;`
156	139	igorm	`reg data_cnt_en;`
157			reg [`DBG_CPU_DATA_CNT_WIDTH:0] data_cnt;
158	141	igorm	reg [`DBG_CPU_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
159	100	mohor	`wire data_cnt_end;`
160			`reg data_cnt_end_q;`
161	139	igorm	`reg crc_match_reg;`
162
163			reg [`DBG_CPU_ACC_TYPE_LEN -1:0] acc_type;
164			reg [`DBG_CPU_ADR_LEN -1:0] adr;
165			reg [`DBG_CPU_LEN_LEN -1:0] len;
166			reg [`DBG_CPU_LEN_LEN:0] len_var;
167			wire [`DBG_CPU_CTRL_LEN -1:0]ctrl_reg;
168			`reg start_rd_tck;`
169			`reg rd_tck_started;`
170			`reg start_rd_csff;`
171			`reg start_cpu_rd;`
172			`reg start_cpu_rd_q;`
173			`reg start_wr_tck;`
174			`reg start_wr_csff;`
175			`reg start_cpu_wr;`
176			`reg start_cpu_wr_q;`
177
178			`reg status_cnt_en;`
179	100	mohor	`wire status_cnt_end;`
180
181	139	igorm	`wire half, long;`
182			`reg half_q, long_q;`
183	100	mohor
184	139	igorm	reg [`DBG_CPU_STATUS_CNT_WIDTH -1:0] status_cnt;
185	100	mohor
186	139	igorm	reg [`DBG_CPU_STATUS_LEN -1:0] status;
187	100	mohor
188	139	igorm	`reg cpu_overrun, cpu_overrun_csff, cpu_overrun_tck;`
189			`reg underrun_tck;`
190	100	mohor
191	139	igorm	`reg busy_cpu;`
192			`reg busy_tck;`
193			`reg cpu_end;`
194			`reg cpu_end_rst;`
195			`reg cpu_end_rst_csff;`
196			`reg cpu_end_csff;`
197			`reg cpu_end_tck, cpu_end_tck_q;`
198			`reg busy_csff;`
199			`reg latch_data;`
200			`reg update_dr_csff, update_dr_cpu;`
201			wire [`DBG_CPU_CTRL_LEN -1:0] cpu_reg_data_i;
202			`wire cpu_reg_we;`
203	101	mohor
204	139	igorm	`reg set_addr, set_addr_csff, set_addr_cpu, set_addr_cpu_q;`
205			`wire [31:0] input_data;`
206
207			`wire len_eq_0;`
208	100	mohor	`wire crc_cnt_31;`
209
210	139	igorm	`reg fifo_full;`
211			`reg [7:0] mem [0:3];`
212			`reg cpu_ce_csff;`
213			`reg mem_ptr_init;`
214			reg [`DBG_CPU_CMD_LEN -1: 0] curr_cmd;
215			`wire curr_cmd_go;`
216			`reg curr_cmd_go_q;`
217			`wire curr_cmd_wr_comm;`
218			`wire curr_cmd_wr_ctrl;`
219			`wire curr_cmd_rd_comm;`
220			`wire curr_cmd_rd_ctrl;`
221			`wire acc_type_read;`
222			`wire acc_type_write;`
223	100	mohor
224	101	mohor
225	100	mohor	`assign enable = cpu_ce_i & shift_dr_i;`
226			`assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);`
227			`assign shift_crc_o = enable & status_cnt_end; // Signals dbg module to shift out the CRC`
228
229	139	igorm	assign curr_cmd_go = (curr_cmd == `DBG_CPU_GO) && cmd_cnt_end;
230			assign curr_cmd_wr_comm = (curr_cmd == `DBG_CPU_WR_COMM) && cmd_cnt_end;
231			assign curr_cmd_wr_ctrl = (curr_cmd == `DBG_CPU_WR_CTRL) && cmd_cnt_end;
232			assign curr_cmd_rd_comm = (curr_cmd == `DBG_CPU_RD_COMM) && cmd_cnt_end;
233			assign curr_cmd_rd_ctrl = (curr_cmd == `DBG_CPU_RD_CTRL) && cmd_cnt_end;
234	100	mohor
235	139	igorm	assign acc_type_read = (acc_type == `DBG_CPU_READ);
236			assign acc_type_write = (acc_type == `DBG_CPU_WRITE);
237
238
239
240			`reg [799:0] dr_text;`
241			`// Shift register for shifting in and out the data`
242			`always @ (posedge tck_i or posedge rst_i)`
243			`begin`
244			`if (rst_i)`
245			`begin`
246			`latch_data <= #1 1'b0;`
247			dr <= #1 {`DBG_CPU_DR_LEN{1'b0}};
248			`dr_text = "reset";`
249			`end`
250			`else if (curr_cmd_rd_comm && crc_cnt_31) // Latching data (from internal regs)`
251			`begin`
252			dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
253			`dr_text = "latch reg data";`
254			`end`
255			`else if (curr_cmd_rd_ctrl && crc_cnt_31) // Latching data (from control regs)`
256			`begin`
257			dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN] <= #1 ctrl_reg;
258			`dr_text = "latch ctrl reg data";`
259			`end`
260			`else if (acc_type_read && curr_cmd_go && crc_cnt_31) // Latchind first data (from WB)`
261			`begin`
262			`dr[31:0] <= #1 input_data[31:0];`
263			`latch_data <= #1 1'b1;`
264			`dr_text = "latch first data";`
265			`end`
266			`else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)`
267			`begin`
268			`case (acc_type) // synthesis parallel_case full_case`
269			`DBG_CPU_READ: begin
270			`if(long & (~long_q))`
271			`begin`
272			`dr[31:0] <= #1 input_data[31:0];`
273			`latch_data <= #1 1'b1;`
274			`dr_text = "latch_data word";`
275			`end`
276			`else`
277			`begin`
278			`dr[31:0] <= #1 {dr[30:0], 1'b0};`
279			`latch_data <= #1 1'b0;`
280			`dr_text = "shift word";`
281			`end`
282			`end`
283			`endcase`
284			`end`
285			`else if (enable && (!addr_len_cnt_end))`
286			`begin`
287			dr <= #1 {dr[`DBG_CPU_DR_LEN -2:0], tdi_i};
288			`dr_text = "shift dr";`
289			`end`
290			`end`
291
292
293
294	100	mohor	`assign cmd_cnt_en = enable & (~cmd_cnt_end);`
295
296
297			`// Command counter`
298			`always @ (posedge tck_i or posedge rst_i)`
299			`begin`
300			`if (rst_i)`
301	139	igorm	cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
302	100	mohor	`else if (update_dr_i)`
303	139	igorm	cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
304	100	mohor	`else if (cmd_cnt_en)`
305			`cmd_cnt <= #1 cmd_cnt + 1'b1;`
306			`end`
307
308
309	139	igorm	`// Assigning current command`
310			`always @ (posedge tck_i or posedge rst_i)`
311			`begin`
312			`if (rst_i)`
313			curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
314			`else if (update_dr_i)`
315			curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
316			else if (cmd_cnt == (`DBG_CPU_CMD_LEN -1))
317			curr_cmd <= #1 {dr[`DBG_CPU_CMD_LEN-2 :0], tdi_i};
318			`end`
319	100	mohor
320
321	139	igorm	`// Assigning current command`
322			`always @ (posedge tck_i or posedge rst_i)`
323			`begin`
324			`if (rst_i)`
325			`curr_cmd_go_q <= #1 1'b0;`
326			`else`
327			`curr_cmd_go_q <= #1 curr_cmd_go;`
328			`end`
329
330
331			`always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_rd_comm or curr_cmd_rd_ctrl or crc_cnt_end)`
332			`begin`
333			`if (enable && (!addr_len_cnt_end))`
334			`begin`
335			`if (cmd_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
336			`addr_len_cnt_en = 1'b1;`
337			`else if (crc_cnt_end && (curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
338			`addr_len_cnt_en = 1'b1;`
339			`else`
340			`addr_len_cnt_en = 1'b0;`
341			`end`
342			`else`
343			`addr_len_cnt_en = 1'b0;`
344			`end`
345
346
347	100	mohor	`// Address/length counter`
348			`always @ (posedge tck_i or posedge rst_i)`
349			`begin`
350			`if (rst_i)`
351	139	igorm	`addr_len_cnt <= #1 6'h0;`
352	100	mohor	`else if (update_dr_i)`
353	139	igorm	`addr_len_cnt <= #1 6'h0;`
354			`else if (addr_len_cnt_en)`
355			`addr_len_cnt <= #1 addr_len_cnt + 1'b1;`
356	100	mohor	`end`
357
358
359	139	igorm	`always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)`
360			`begin`
361			`if (enable && (!data_cnt_end))`
362			`begin`
363			`if (cmd_cnt_end && curr_cmd_go && acc_type_write)`
364			`data_cnt_en = 1'b1;`
365			`else if (crc_cnt_end && curr_cmd_go && acc_type_read)`
366			`data_cnt_en = 1'b1;`
367			`else`
368			`data_cnt_en = 1'b0;`
369			`end`
370			`else`
371			`data_cnt_en = 1'b0;`
372			`end`
373	100	mohor
374
375			`// Data counter`
376			`always @ (posedge tck_i or posedge rst_i)`
377			`begin`
378			`if (rst_i)`
379	139	igorm	data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
380	100	mohor	`else if (update_dr_i)`
381	139	igorm	data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
382	100	mohor	`else if (data_cnt_en)`
383			`data_cnt <= #1 data_cnt + 1'b1;`
384			`end`
385
386
387
388	139	igorm	`// Upper limit. Data counter counts until this value is reached.`
389	100	mohor	`always @ (posedge tck_i or posedge rst_i)`
390			`begin`
391			`if (rst_i)`
392	141	igorm	data_cnt_limit <= #1 {`DBG_CPU_DATA_CNT_LIM_WIDTH{1'b0}};
393	100	mohor	`else if (update_dr_i)`
394	141	igorm	`data_cnt_limit <= #1 len + 1'b1;`
395	100	mohor	`end`
396
397
398	139	igorm	`always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)`
399	100	mohor	`begin`
400	139	igorm	`if (enable && (!crc_cnt_end) && cmd_cnt_end)`
401	100	mohor	`begin`
402	139	igorm	`if (addr_len_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
403			`crc_cnt_en = 1'b1;`
404			`else if (data_cnt_end && curr_cmd_go && acc_type_write)`
405			`crc_cnt_en = 1'b1;`
406			`else if (cmd_cnt_end && (curr_cmd_go && acc_type_read \|\| curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
407			`crc_cnt_en = 1'b1;`
408			`else`
409			`crc_cnt_en = 1'b0;`
410	100	mohor	`end`
411	139	igorm	`else`
412			`crc_cnt_en = 1'b0;`
413	100	mohor	`end`
414
415
416	139	igorm	`// crc counter`
417	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
418	100	mohor	`begin`
419	123	mohor	`if (rst_i)`
420	139	igorm	crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
421			`else if(crc_cnt_en)`
422			`crc_cnt <= #1 crc_cnt + 1'b1;`
423			`else if (update_dr_i)`
424			crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
425			`end`
426
427			assign cmd_cnt_end = cmd_cnt == `DBG_CPU_CMD_LEN;
428			assign addr_len_cnt_end = addr_len_cnt == `DBG_CPU_DR_LEN;
429			assign crc_cnt_end = crc_cnt == `DBG_CPU_CRC_CNT_WIDTH'd32;
430			assign crc_cnt_31 = crc_cnt == `DBG_CPU_CRC_CNT_WIDTH'd31;
431	141	igorm	`assign data_cnt_end = (data_cnt == {data_cnt_limit, 3'b000});`
432	139	igorm
433			`always @ (posedge tck_i or posedge rst_i)`
434			`begin`
435			`if (rst_i)`
436	123	mohor	`begin`
437	139	igorm	`crc_cnt_end_q <= #1 1'b0;`
438			`cmd_cnt_end_q <= #1 1'b0;`
439			`data_cnt_end_q <= #1 1'b0;`
440			`addr_len_cnt_end_q <= #1 1'b0;`
441	123	mohor	`end`
442			`else`
443			`begin`
444	139	igorm	`crc_cnt_end_q <= #1 crc_cnt_end;`
445			`cmd_cnt_end_q <= #1 cmd_cnt_end;`
446			`data_cnt_end_q <= #1 data_cnt_end;`
447			`addr_len_cnt_end_q <= #1 addr_len_cnt_end;`
448	123	mohor	`end`
449	100	mohor	`end`
450
451
452			`// Status counter is made of 4 serialy connected registers`
453			`always @ (posedge tck_i or posedge rst_i)`
454			`begin`
455			`if (rst_i)`
456	139	igorm	status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
457	100	mohor	`else if (update_dr_i)`
458	139	igorm	status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
459			`else if (status_cnt_en)`
460			`status_cnt <= #1 status_cnt + 1'b1;`
461	100	mohor	`end`
462
463
464	141	igorm	`always @ (enable or status_cnt_end or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or`
465			`curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or`
466			`acc_type_read or data_cnt_end or addr_len_cnt_end)`
467	139	igorm	`begin`
468			`if (enable && (!status_cnt_end))`
469			`begin`
470			`if (crc_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
471			`status_cnt_en = 1'b1;`
472			`else if (crc_cnt_end && curr_cmd_go && acc_type_write)`
473			`status_cnt_en = 1'b1;`
474			`else if (data_cnt_end && curr_cmd_go && acc_type_read)`
475			`status_cnt_en = 1'b1;`
476			`else if (addr_len_cnt_end && (curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
477			`status_cnt_en = 1'b1;`
478			`else`
479			`status_cnt_en = 1'b0;`
480			`end`
481			`else`
482			`status_cnt_en = 1'b0;`
483			`end`
484
485
486			assign status_cnt_end = status_cnt == `DBG_CPU_STATUS_LEN;
487
488
489			`// Latching acc_type, address and length`
490	100	mohor	`always @ (posedge tck_i or posedge rst_i)`
491			`begin`
492			`if (rst_i)`
493			`begin`
494	139	igorm	acc_type <= #1 {`DBG_CPU_ACC_TYPE_LEN{1'b0}};
495			adr <= #1 {`DBG_CPU_ADR_LEN{1'b0}};
496			len <= #1 {`DBG_CPU_LEN_LEN{1'b0}};
497			`set_addr <= #1 1'b0;`
498	100	mohor	`end`
499	139	igorm	`else if(crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_comm)`
500	100	mohor	`begin`

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] [verilog/] [dbg_cpu.v] - Blame information for rev 141