Subversion Repositories dbg_interface

//////////////////////////////////////////////////////////////////////

////                                                              ////

////  dbg_register.v                                              ////

////                                                              ////

////                                                              ////

////  This file is part of the SoC/OpenRISC Development Interface ////

////  http://www.opencores.org/cores/DebugInterface/              ////

////                                                              ////

////                                                              ////

////  Author(s):                                                  ////

////       Igor Mohor                                             ////

////       igorm@opencores.org                                    ////

////                                                              ////

////                                                              ////

////  All additional information is avaliable in the README.txt   ////

////  file.                                                       ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2000,2001 Authors                              ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE.  See the GNU Lesser General Public License for more ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

//

// CVS Revision History

//

// $Log: not supported by cvs2svn $

// Revision 1.5  2002/04/29 08:41:02  mohor

// Asynchronous reset used instead of synchronous.

//

// Revision 1.4  2002/04/22 12:54:11  mohor

// Signal names changed to lower case.

//

// Revision 1.3  2001/11/26 10:47:09  mohor

// Crc generation is different for read or write commands. Small synthesys fixes.

//

// Revision 1.2  2001/10/19 11:40:02  mohor

// dbg_timescale.v changed to timescale.v This is done for the simulation of

// few different cores in a single project.

//

// Revision 1.1.1.1  2001/09/13 13:49:19  mohor

// Initial official release.

//

//

//

//

//

// synopsys translate_off

`include "timescale.v"

// synopsys translate_on

module dbg_register(data_in, data_out, write, clk, reset);

parameter WIDTH = 8; // default parameter of the register width

parameter RESET_VALUE = 0;

input [WIDTH-1:0] data_in;

input write;

input clk;

input reset;

output [WIDTH-1:0] data_out;

reg    [WIDTH-1:0] data_out;

always @ (posedge clk or posedge reset)

//always @ (posedge clk)

begin

  if(reset)

    data_out[WIDTH-1:0]<=#1 RESET_VALUE;

  else

    begin

      if(write)                         // write

        data_out[WIDTH-1:0]<=#1 data_in[WIDTH-1:0];

    end

end

endmodule   // Register