URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] [verilog/] [dbg_defines.v] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  dbg_defines.v                                               ////
////                                                              ////
////                                                              ////
////  This file is part of the SoC/OpenRISC Development Interface ////
////  http://www.opencores.org/cores/DebugInterface/              ////
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////       Igor Mohor                                             ////
////       igorm@opencores.org                                    ////
////                                                              ////
////                                                              ////
////  All additional information is avaliable in the README.txt   ////
////  file.                                                       ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000,2001 Authors                              ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.1.1.1  2001/09/13 13:49:19  mohor
// Initial official release.
//
// Revision 1.3  2001/06/01 22:22:35  mohor
// This is a backup. It is not a fully working version. Not for use, yet.
//
// Revision 1.2  2001/05/18 13:10:00  mohor
// Headers changed. All additional information is now avaliable in the README.txt file.
//
// Revision 1.1.1.1  2001/05/18 06:35:08  mohor
// Initial release
//
//
 
 
 
// Enable TRACE
`define TRACE_ENABLED  // Uncomment this define to activate the trace
 
 
// Define IDCODE Value
`define IDCODE_VALUE  32'hdeadbeef
 
// Define master clock (RISC clock)
//`define       RISC_CLOCK  50   // Half period = 50 ns => MCLK = 10 Mhz
`define RISC_CLOCK  2.5   // Half period = 5 ns => MCLK = 200 Mhz
 
// Length of the Instruction register
`define IR_LENGTH       4
 
// Length of the Data register (must be equal to the longest scan chain)
`define DR_LENGTH       73
 
// Length of the CHAIN ID register
`define CHAIN_ID_LENGTH 4
 
// Length of the CRC
`define CRC_LENGTH      8
 
// Trace buffer size and counter and write/read pointer width
`define TRACECOUNTERWIDTH        5 //10
`define TRACEBUFFERLENGTH        32 // 2^5 1024 //2^10
`define TRACESAMPLEWIDTH         36
 
// OpSelect width
`define OPSELECTWIDTH            3
`define OPSELECTIONCOUNTER       8    //2^3
 
// Supported Instructions
`define EXTEST          4'b0000
`define SAMPLE_PRELOAD  4'b0001
`define IDCODE          4'b0010
`define CHAIN_SELECT    4'b0011
`define INTEST          4'b0100
`define CLAMP           4'b0101
`define CLAMPZ          4'b0110
`define HIGHZ           4'b0111
`define DEBUG           4'b1000
`define BYPASS          4'b1111
 
// Chains
`define GLOBAL_BS_CHAIN     4'b0000
`define RISC_DEBUG_CHAIN    4'b0001
`define RISC_TEST_CHAIN     4'b0010
`define TRACE_TEST_CHAIN    4'b0011
`define REGISTER_SCAN_CHAIN 4'b0100
 
 
// Registers addresses
`define MODER_ADR           5'h00
`define TSEL_ADR            5'h01
`define QSEL_ADR            5'h02
`define SSEL_ADR            5'h03
`define RISCOP_ADR          5'h04
`define RECSEL_ADR          5'h10
 
 
// Registers default values (after reset)
`define MODER_DEF           2'h0
`define TSEL_DEF            32'h00000000
`define QSEL_DEF            32'h00000000
`define SSEL_DEF            32'h00000000
`define RISCOP_DEF          2'h0
`define RECSEL_DEF          7'h00
 
 
 
 
 
 
 
 

Line No.	Rev	Author	Line
1	2	mohor	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// dbg_defines.v ////`
4			`//// ////`
5			`//// ////`
6			`//// This file is part of the SoC/OpenRISC Development Interface ////`
7			`//// http://www.opencores.org/cores/DebugInterface/ ////`
8			`//// ////`
9			`//// ////`
10			`//// Author(s): ////`
11			`//// Igor Mohor ////`
12			`//// igorm@opencores.org ////`
13			`//// ////`
14			`//// ////`
15			`//// All additional information is avaliable in the README.txt ////`
16			`//// file. ////`
17			`//// ////`
18			`//////////////////////////////////////////////////////////////////////`
19			`//// ////`
20			`//// Copyright (C) 2000,2001 Authors ////`
21			`//// ////`
22			`//// This source file may be used and distributed without ////`
23			`//// restriction provided that this copyright statement is not ////`
24			`//// removed from the file and that any derivative work contains ////`
25			`//// the original copyright notice and the associated disclaimer. ////`
26			`//// ////`
27			`//// This source file is free software; you can redistribute it ////`
28			`//// and/or modify it under the terms of the GNU Lesser General ////`
29			`//// Public License as published by the Free Software Foundation; ////`
30			`//// either version 2.1 of the License, or (at your option) any ////`
31			`//// later version. ////`
32			`//// ////`
33			`//// This source is distributed in the hope that it will be ////`
34			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
35			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
36			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
37			`//// details. ////`
38			`//// ////`
39			`//// You should have received a copy of the GNU Lesser General ////`
40			`//// Public License along with this source; if not, download it ////`
41			`//// from http://www.opencores.org/lgpl.shtml ////`
42			`//// ////`
43			`//////////////////////////////////////////////////////////////////////`
44			`//`
45			`// CVS Revision History`
46			`//`
47			`// $Log: not supported by cvs2svn $`
48	5	mohor	`// Revision 1.1.1.1 2001/09/13 13:49:19 mohor`
49			`// Initial official release.`
50			`//`
51	2	mohor	`// Revision 1.3 2001/06/01 22:22:35 mohor`
52			`// This is a backup. It is not a fully working version. Not for use, yet.`
53			`//`
54			`// Revision 1.2 2001/05/18 13:10:00 mohor`
55			`// Headers changed. All additional information is now avaliable in the README.txt file.`
56			`//`
57			`// Revision 1.1.1.1 2001/05/18 06:35:08 mohor`
58			`// Initial release`
59			`//`
60			`//`
61
62
63
64			`// Enable TRACE`
65	5	mohor	`define TRACE_ENABLED // Uncomment this define to activate the trace
66	2	mohor
67
68			`// Define IDCODE Value`
69			`define IDCODE_VALUE 32'hdeadbeef
70
71			`// Define master clock (RISC clock)`
72	5	mohor	//`define RISC_CLOCK 50 // Half period = 50 ns => MCLK = 10 Mhz
73			`define RISC_CLOCK 2.5 // Half period = 5 ns => MCLK = 200 Mhz
74	2	mohor
75			`// Length of the Instruction register`
76			`define IR_LENGTH 4
77
78			`// Length of the Data register (must be equal to the longest scan chain)`
79			`define DR_LENGTH 73
80
81			`// Length of the CHAIN ID register`
82			`define CHAIN_ID_LENGTH 4
83
84			`// Length of the CRC`
85			`define CRC_LENGTH 8
86
87			`// Trace buffer size and counter and write/read pointer width`
88	5	mohor	`define TRACECOUNTERWIDTH 5 //10
89			`define TRACEBUFFERLENGTH 32 // 2^5 1024 //2^10
90	2	mohor	`define TRACESAMPLEWIDTH 36
91
92			`// OpSelect width`
93			`define OPSELECTWIDTH 3
94			`define OPSELECTIONCOUNTER 8 //2^3
95
96			`// Supported Instructions`
97			`define EXTEST 4'b0000
98			`define SAMPLE_PRELOAD 4'b0001
99			`define IDCODE 4'b0010
100			`define CHAIN_SELECT 4'b0011
101			`define INTEST 4'b0100
102			`define CLAMP 4'b0101
103			`define CLAMPZ 4'b0110
104			`define HIGHZ 4'b0111
105			`define DEBUG 4'b1000
106			`define BYPASS 4'b1111
107
108			`// Chains`
109			`define GLOBAL_BS_CHAIN 4'b0000
110			`define RISC_DEBUG_CHAIN 4'b0001
111			`define RISC_TEST_CHAIN 4'b0010
112			`define TRACE_TEST_CHAIN 4'b0011
113			`define REGISTER_SCAN_CHAIN 4'b0100
114
115
116			`// Registers addresses`
117			`define MODER_ADR 5'h00
118			`define TSEL_ADR 5'h01
119			`define QSEL_ADR 5'h02
120			`define SSEL_ADR 5'h03
121	5	mohor	`define RISCOP_ADR 5'h04
122			`define RECSEL_ADR 5'h10
123	2	mohor
124
125			`// Registers default values (after reset)`
126	5	mohor	`define MODER_DEF 2'h0
127	2	mohor	`define TSEL_DEF 32'h00000000
128			`define QSEL_DEF 32'h00000000
129			`define SSEL_DEF 32'h00000000
130	5	mohor	`define RISCOP_DEF 2'h0
131			`define RECSEL_DEF 7'h00
132	2	mohor
133
134
135
136
137
138
139

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] [verilog/] [dbg_defines.v] - Blame information for rev 5