OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [README.txt] - Blame information for rev 158

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mohor
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  README.txt                                                  ////
4
////                                                              ////
5
////                                                              ////
6
////  This file is part of the SoC/OpenRISC Development Interface ////
7
////  http://www.opencores.org/cores/DebugInterface/              ////
8
////                                                              ////
9
////                                                              ////
10
////  Author(s):                                                  ////
11
////       Igor Mohor                                             ////
12
////       igorm@opencores.org                                    ////
13
////                                                              ////
14
////                                                              ////
15
////  All additional information is avaliable in this README.txt  ////
16
////  file.                                                       ////
17
////                                                              ////
18
//////////////////////////////////////////////////////////////////////
19
////                                                              ////
20
//// Copyright (C) 2000,2001 Authors                              ////
21
////                                                              ////
22
//// This source file may be used and distributed without         ////
23
//// restriction provided that this copyright statement is not    ////
24
//// removed from the file and that any derivative work contains  ////
25
//// the original copyright notice and the associated disclaimer. ////
26
////                                                              ////
27
//// This source file is free software; you can redistribute it   ////
28
//// and/or modify it under the terms of the GNU Lesser General   ////
29
//// Public License as published by the Free Software Foundation; ////
30
//// either version 2.1 of the License, or (at your option) any   ////
31
//// later version.                                               ////
32
////                                                              ////
33
//// This source is distributed in the hope that it will be       ////
34
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
35
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
36
//// PURPOSE.  See the GNU Lesser General Public License for more ////
37
//// details.                                                     ////
38
////                                                              ////
39
//// You should have received a copy of the GNU Lesser General    ////
40
//// Public License along with this source; if not, download it   ////
41
//// from http://www.opencores.org/lgpl.shtml                     ////
42
////                                                              ////
43
//////////////////////////////////////////////////////////////////////
44
//
45
// CVS Revision History
46
//
47
// $Log: not supported by cvs2svn $
48 9 mohor
// Revision 1.1.1.1  2001/09/13 13:49:19  mohor
49
// Initial official release.
50
//
51 2 mohor
// Revision 1.2  2001/06/01 22:22:35  mohor
52
// This is a backup. It is not a fully working version. Not for use, yet.
53
//
54
// Revision 1.1  2001/05/18 13:12:09  mohor
55
// Header changed. All additional information is now avaliable in this README.txt file.
56
//
57
//
58
 
59
 
60
 
61
PROJECT:
62
SoC/OpenRISC Development (debug) Interface
63
 
64
 
65
PROJECT AND DOCUMENTATION ON THE WEB:
66
 
67
The project that this files are part of is avaliable on the opencores
68
web page:
69
 
70
http://www.opencores.org/cores/DebugInterface/
71
 
72
Documentation can also be found there. For direct download of the
73
documentation go to:
74
 
75 9 mohor
http://www.opencores.org/cgi-bin/cvsget.cgi/dbg_interface/doc/DbgSupp.pdf
76 2 mohor
 
77
 
78
 
79
 
80
OVERVIEW (main Features):
81
 
82
Development Interface is used for development purposes
83
(Boundary Scan testing and debugging). It is an interface
84
between the RISC, peripheral cores and any commercial
85
debugger/emulator or BS testing device. The external
86
debugger or BS tester connects to the core via JTAG port.
87
The Development Port also contains a trace and support for
88
tracing the program flow, execution coverage and profiling
89 9 mohor
the code.
90 2 mohor
 
91 9 mohor
dbg_tb.v is a testbench file.
92
file_communication.v is used for simulating the whole design together with the
93
  debugger through two files that make a JTAG interface
94
dbg_top.v is top level module of the development interface design
95 2 mohor
 
96
 
97 9 mohor
 
98 2 mohor
COMPATIBILITY:
99
 
100
- WISHBONE rev B.1
101
- IEEE 1149.1 (JTAG)
102
 
103
 
104
 
105
KNOWN PROBLEMS (limits):
106
- RISC changes Watchpoints and breakpoints on rising edge of the
107
Mclk clock signal. Simulation should do the same.
108
 
109
 
110
 
111
TO DO:
112 9 mohor
- Add a WISHBONE master support if needed
113 2 mohor
- Add support for boundary scan (This is already done, but not yet incorporated in the design)
114 9 mohor
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.