URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_cpu.v] - Blame information for rev 150

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  dbg_cpu.v                                                   ////
////                                                              ////
////                                                              ////
////  This file is part of the SoC Debug Interface.               ////
////  http://www.opencores.org/projects/DebugInterface/           ////
////                                                              ////
////  Author(s):                                                  ////
////       Igor Mohor (igorm@opencores.org)                       ////
////                                                              ////
////                                                              ////
////  All additional information is avaliable in the README.txt   ////
////  file.                                                       ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 - 2004 Authors                            ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.10  2004/04/01 10:22:45  igorm
// Signals for easier debugging removed.
//
// Revision 1.9  2004/03/31 14:34:09  igorm
// data_cnt_lim length changed to reduce number of warnings.
//
// Revision 1.8  2004/03/28 20:27:01  igorm
// New release of the debug interface (3rd. release).
//
// Revision 1.7  2004/01/25 14:04:18  mohor
// All flipflops are reset.
//
// Revision 1.6  2004/01/22 13:58:53  mohor
// Port signals are all set to zero after reset.
//
// Revision 1.5  2004/01/19 07:32:41  simons
// Reset values width added because of FV, a good sentence changed because some tools can not handle it.
//
// Revision 1.4  2004/01/17 18:38:11  mohor
// cpu_tall_o is set with cpu_stb_o or register.
//
// Revision 1.3  2004/01/17 18:01:24  mohor
// New version.
//
// Revision 1.2  2004/01/17 17:01:14  mohor
// Almost finished.
//
// Revision 1.1  2004/01/16 14:53:31  mohor
// *** empty log message ***
//
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "dbg_cpu_defines.v"
 
// Top module
module dbg_cpu(
                // JTAG signals
                tck_i,
                tdi_i,
                tdo_o,
 
                // TAP states
                shift_dr_i,
                pause_dr_i,
                update_dr_i,
 
                cpu_ce_i,
                crc_match_i,
                crc_en_o,
                shift_crc_o,
                rst_i,
 
                // CPU
                cpu_clk_i,
                cpu_addr_o, cpu_data_i, cpu_data_o, cpu_bp_i, cpu_stall_o,
                cpu_stb_o,
                cpu_we_o, cpu_ack_i, cpu_rst_o
 
              );
 
// JTAG signals
input         tck_i;
input         tdi_i;
output        tdo_o;
 
// TAP states
input         shift_dr_i;
input         pause_dr_i;
input         update_dr_i;
 
input         cpu_ce_i;
input         crc_match_i;
output        crc_en_o;
output        shift_crc_o;
input         rst_i;
 
// CPU
input         cpu_clk_i;
output [31:0] cpu_addr_o;
output [31:0] cpu_data_o;
input         cpu_bp_i;
output        cpu_stall_o;
input  [31:0] cpu_data_i;
output        cpu_stb_o;
output        cpu_we_o;
input         cpu_ack_i;
output        cpu_rst_o;
 
reg           cpu_stb_o;
wire          cpu_reg_stall;
reg           tdo_o;
reg           cpu_ack_q;
reg           cpu_ack_csff;
reg           cpu_ack_tck;
 
reg    [31:0] cpu_dat_tmp, cpu_data_dsff;
reg    [31:0] cpu_addr_dsff;
reg           cpu_we_dsff;
reg    [`DBG_CPU_DR_LEN -1 :0] dr;
wire          enable;
wire          cmd_cnt_en;
reg     [`DBG_CPU_CMD_CNT_WIDTH -1:0] cmd_cnt;
wire          cmd_cnt_end;
reg           cmd_cnt_end_q;
reg           addr_len_cnt_en;
reg     [5:0] addr_len_cnt;
wire          addr_len_cnt_end;
reg           addr_len_cnt_end_q;
reg           crc_cnt_en;
reg     [`DBG_CPU_CRC_CNT_WIDTH -1:0] crc_cnt;
wire          crc_cnt_end;
reg           crc_cnt_end_q;
reg           data_cnt_en;
reg    [`DBG_CPU_DATA_CNT_WIDTH:0] data_cnt;
reg    [`DBG_CPU_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
wire          data_cnt_end;
reg           data_cnt_end_q;
reg           crc_match_reg;
 
reg    [`DBG_CPU_ACC_TYPE_LEN -1:0] acc_type;
reg    [`DBG_CPU_ADR_LEN -1:0] adr;
reg    [`DBG_CPU_LEN_LEN -1:0] len;
reg    [`DBG_CPU_LEN_LEN:0]    len_var;
wire   [`DBG_CPU_CTRL_LEN -1:0]ctrl_reg;
reg           start_rd_tck;
reg           rd_tck_started;
reg           start_rd_csff;
reg           start_cpu_rd;
reg           start_cpu_rd_q;
reg           start_wr_tck;
reg           start_wr_csff;
reg           start_cpu_wr;
reg           start_cpu_wr_q;
 
reg           status_cnt_en;
wire          status_cnt_end;
 
wire          half, long;
reg           half_q, long_q;
 
reg [`DBG_CPU_STATUS_CNT_WIDTH -1:0] status_cnt;
 
reg [`DBG_CPU_STATUS_LEN -1:0] status;
 
reg           cpu_overrun, cpu_overrun_csff, cpu_overrun_tck;
reg           underrun_tck;
 
reg           busy_cpu;
reg           busy_tck;
reg           cpu_end;
reg           cpu_end_rst;
reg           cpu_end_rst_csff;
reg           cpu_end_csff;
reg           cpu_end_tck, cpu_end_tck_q;
reg           busy_csff;
reg           latch_data;
reg           update_dr_csff, update_dr_cpu;
wire [`DBG_CPU_CTRL_LEN -1:0] cpu_reg_data_i;
wire                          cpu_reg_we;
 
reg           set_addr, set_addr_csff, set_addr_cpu, set_addr_cpu_q;
wire   [31:0] input_data;
 
wire          len_eq_0;
wire          crc_cnt_31;
 
reg           fifo_full;
reg     [7:0] mem [0:3];
reg           cpu_ce_csff;
reg           mem_ptr_init;
reg [`DBG_CPU_CMD_LEN -1: 0] curr_cmd;
wire          curr_cmd_go;
reg           curr_cmd_go_q;
wire          curr_cmd_wr_comm;
wire          curr_cmd_wr_ctrl;
wire          curr_cmd_rd_comm;
wire          curr_cmd_rd_ctrl;
wire          acc_type_read;
wire          acc_type_write;
 
 
assign enable = cpu_ce_i & shift_dr_i;
assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);
assign shift_crc_o = enable & status_cnt_end;  // Signals dbg module to shift out the CRC
 
assign curr_cmd_go      = (curr_cmd == `DBG_CPU_GO) && cmd_cnt_end;
assign curr_cmd_wr_comm = (curr_cmd == `DBG_CPU_WR_COMM) && cmd_cnt_end;
assign curr_cmd_wr_ctrl = (curr_cmd == `DBG_CPU_WR_CTRL) && cmd_cnt_end;
assign curr_cmd_rd_comm = (curr_cmd == `DBG_CPU_RD_COMM) && cmd_cnt_end;
assign curr_cmd_rd_ctrl = (curr_cmd == `DBG_CPU_RD_CTRL) && cmd_cnt_end;
 
assign acc_type_read    = (acc_type == `DBG_CPU_READ);
assign acc_type_write   = (acc_type == `DBG_CPU_WRITE);
 
 
 
// Shift register for shifting in and out the data
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      latch_data <= #1 1'b0;
      dr <= #1 {`DBG_CPU_DR_LEN{1'b0}};
    end
  else if (curr_cmd_rd_comm && crc_cnt_31)  // Latching data (from internal regs)
    begin
      dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
    end
  else if (curr_cmd_rd_ctrl && crc_cnt_31)  // Latching data (from control regs)
    begin
      dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN] <= #1 ctrl_reg;
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_31)  // Latchind first data (from WB)
    begin
      dr[31:0] <= #1 input_data[31:0];
      latch_data <= #1 1'b1;
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)
    begin
      case (acc_type)  // synthesis parallel_case full_case
        `DBG_CPU_READ: begin
                      if(long & (~long_q))
                        begin
                          dr[31:0] <= #1 input_data[31:0];
                          latch_data <= #1 1'b1;
                        end
                      else
                        begin
                          dr[31:0] <= #1 {dr[30:0], 1'b0};
                          latch_data <= #1 1'b0;
                        end
                    end
      endcase
    end
  else if (enable && (!addr_len_cnt_end))
    begin
      dr <= #1 {dr[`DBG_CPU_DR_LEN -2:0], tdi_i};
    end
end
 
 
 
assign cmd_cnt_en = enable & (~cmd_cnt_end);
 
 
// Command counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
  else if (cmd_cnt_en)
    cmd_cnt <= #1 cmd_cnt + 1'b1;
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
  else if (update_dr_i)
    curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
  else if (cmd_cnt == (`DBG_CPU_CMD_LEN -1))
    curr_cmd <= #1 {dr[`DBG_CPU_CMD_LEN-2 :0], tdi_i};
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd_go_q <= #1 1'b0;
  else
    curr_cmd_go_q <= #1 curr_cmd_go;
end
 
 
always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_rd_comm or curr_cmd_rd_ctrl or crc_cnt_end)
begin
  if (enable && (!addr_len_cnt_end))
    begin
      if (cmd_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        addr_len_cnt_en = 1'b1;
      else if (crc_cnt_end && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        addr_len_cnt_en = 1'b1;
      else
        addr_len_cnt_en = 1'b0;
    end
  else
    addr_len_cnt_en = 1'b0;
end
 
 
// Address/length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    addr_len_cnt <= #1 6'h0;
  else if (update_dr_i)
    addr_len_cnt <= #1 6'h0;
  else if (addr_len_cnt_en)
    addr_len_cnt <= #1 addr_len_cnt + 1'b1;
end
 
 
always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)
begin
  if (enable && (!data_cnt_end))
    begin
      if (cmd_cnt_end && curr_cmd_go && acc_type_write)
        data_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_read)
        data_cnt_en = 1'b1;
      else
        data_cnt_en = 1'b0;
    end
  else
    data_cnt_en = 1'b0;
end
 
 
// Data counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
  else if (data_cnt_en)
    data_cnt <= #1 data_cnt + 1'b1;
end
 
 
 
// Upper limit. Data counter counts until this value is reached.
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt_limit <= #1 {`DBG_CPU_DATA_CNT_LIM_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt_limit <= #1 len + 1'b1;
end
 
 
always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)
begin
  if (enable && (!crc_cnt_end) && cmd_cnt_end)
    begin
      if (addr_len_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        crc_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_write)
        crc_cnt_en = 1'b1;
      else if (cmd_cnt_end && (curr_cmd_go && acc_type_read || curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        crc_cnt_en = 1'b1;
      else
        crc_cnt_en = 1'b0;
    end
  else
    crc_cnt_en = 1'b0;
end
 
 
// crc counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
  else if(crc_cnt_en)
    crc_cnt <= #1 crc_cnt + 1'b1;
  else if (update_dr_i)
    crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
end
 
assign cmd_cnt_end      = cmd_cnt      == `DBG_CPU_CMD_LEN;
assign addr_len_cnt_end = addr_len_cnt == `DBG_CPU_DR_LEN;
assign crc_cnt_end      = crc_cnt      == `DBG_CPU_CRC_CNT_WIDTH'd32;
assign crc_cnt_31       = crc_cnt      == `DBG_CPU_CRC_CNT_WIDTH'd31;
assign data_cnt_end     = (data_cnt    == {data_cnt_limit, 3'b000});
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      crc_cnt_end_q       <= #1 1'b0;
      cmd_cnt_end_q       <= #1 1'b0;
      data_cnt_end_q      <= #1 1'b0;
      addr_len_cnt_end_q  <= #1 1'b0;
    end
  else
    begin
      crc_cnt_end_q       <= #1 crc_cnt_end;
      cmd_cnt_end_q       <= #1 cmd_cnt_end;
      data_cnt_end_q      <= #1 data_cnt_end;
      addr_len_cnt_end_q  <= #1 addr_len_cnt_end;
    end
end
 
 
// Status counter is made of 4 serialy connected registers
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
  else if (status_cnt_en)
    status_cnt <= #1 status_cnt + 1'b1;
end
 
 
always @ (enable or status_cnt_end or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or
          curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or
          acc_type_read or data_cnt_end or addr_len_cnt_end)
begin
  if (enable && (!status_cnt_end))
    begin
      if (crc_cnt_end && (curr_cmd_wr_comm || curr_cmd_wr_ctrl))
        status_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_write)
        status_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_read)
        status_cnt_en = 1'b1;
      else if (addr_len_cnt_end && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
        status_cnt_en = 1'b1;
      else
        status_cnt_en = 1'b0;
    end
  else
    status_cnt_en = 1'b0;
end
 
 
assign status_cnt_end = status_cnt == `DBG_CPU_STATUS_LEN;
 
 
// Latching acc_type, address and length
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      acc_type  <= #1 {`DBG_CPU_ACC_TYPE_LEN{1'b0}};
      adr       <= #1 {`DBG_CPU_ADR_LEN{1'b0}};
      len       <= #1 {`DBG_CPU_LEN_LEN{1'b0}};
      set_addr  <= #1 1'b0;
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_comm)
    begin
      acc_type  <= #1 dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN];
      adr       <= #1 dr[`DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_LEN_LEN];
      len       <= #1 dr[`DBG_CPU_LEN_LEN -1:0];
      set_addr  <= #1 1'b1;
    end
  else if(cpu_end_tck)               // Writing back the address
    begin
      adr  <= #1 cpu_addr_dsff;
    end
  else
    set_addr <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_match_reg <= #1 1'b0;
  else if(crc_cnt_end & (~crc_cnt_end_q))
    crc_match_reg <= #1 crc_match_i;
end
 
 
// Length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    len_var <= #1 {1'b0, {`DBG_CPU_LEN_LEN{1'b0}}};
  else if(update_dr_i)
    len_var <= #1 len + 1'b1;
  else if (start_rd_tck)
    begin
      if (len_var > 'd4)
        len_var <= #1 len_var - 3'd4;
      else
        len_var <= #1 {1'b0, {`DBG_CPU_LEN_LEN{1'b0}}};
    end
end
 
 
assign len_eq_0 = len_var == 'h0;
 
 
assign half = data_cnt[3:0] == 4'd15;
assign long = data_cnt[4:0] == 5'd31;
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      half_q <= #1  1'b0;
      long_q <= #1  1'b0;
    end
  else
    begin
      half_q <= #1 half;
      long_q <= #1 long;
    end
end
 
 
// Start cpu write cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_wr_tck <= #1 1'b0;
      cpu_dat_tmp <= #1 32'h0;
    end
  else if (curr_cmd_go && acc_type_write)
    begin
      if (long_q)
        begin
          start_wr_tck <= #1 1'b1;
          cpu_dat_tmp <= #1 dr[31:0];
        end
      else
        begin
          start_wr_tck <= #1 1'b0;
        end
    end
  else
    start_wr_tck <= #1 1'b0;
end
 
 
// cpu_data_o in WB clk domain
always @ (posedge cpu_clk_i)
begin
  cpu_data_dsff <= #1 cpu_dat_tmp;
end
 
assign cpu_data_o = cpu_data_dsff;
 
 
// Start cpu read cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    start_rd_tck <= #1 1'b0;
  else if (curr_cmd_go && (!curr_cmd_go_q) && acc_type_read)              // First read after cmd is entered
    start_rd_tck <= #1 1'b1;
  else if ((!start_rd_tck) && curr_cmd_go && acc_type_read  && (!len_eq_0) && (!fifo_full) && (!rd_tck_started) && (!cpu_ack_tck))
    start_rd_tck <= #1 1'b1;
  else
    start_rd_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    rd_tck_started <= #1 1'b0;
  else if (update_dr_i || cpu_end_tck && (!cpu_end_tck_q))
    rd_tck_started <= #1 1'b0;
  else if (start_rd_tck)
    rd_tck_started <= #1 1'b1;
end
 
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_rd_csff   <= #1 1'b0;
      start_cpu_rd    <= #1 1'b0;
      start_cpu_rd_q  <= #1 1'b0;
 
      start_wr_csff   <= #1 1'b0;
      start_cpu_wr    <= #1 1'b0;
      start_cpu_wr_q  <= #1 1'b0;
 
      set_addr_csff   <= #1 1'b0;
      set_addr_cpu    <= #1 1'b0;
      set_addr_cpu_q  <= #1 1'b0;
 
      cpu_ack_q       <= #1 1'b0;
    end
  else
    begin
      start_rd_csff   <= #1 start_rd_tck;
      start_cpu_rd    <= #1 start_rd_csff;
      start_cpu_rd_q  <= #1 start_cpu_rd;
 
      start_wr_csff   <= #1 start_wr_tck;
      start_cpu_wr    <= #1 start_wr_csff;
      start_cpu_wr_q  <= #1 start_cpu_wr;
 
      set_addr_csff   <= #1 set_addr;
      set_addr_cpu    <= #1 set_addr_csff;
      set_addr_cpu_q  <= #1 set_addr_cpu;
 
      cpu_ack_q       <= #1 cpu_ack_i;
    end
end
 
 
// cpu_stb_o
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_stb_o <= #1 1'b0;
  else if (cpu_ack_i)
    cpu_stb_o <= #1 1'b0;
  else if ((start_cpu_wr && (!start_cpu_wr_q)) || (start_cpu_rd && (!start_cpu_rd_q)))
    cpu_stb_o <= #1 1'b1;
end
 
 
assign cpu_stall_o = cpu_stb_o | cpu_reg_stall;
 
 
// cpu_addr_o logic
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_addr_dsff <= #1 32'h0;
  else if (set_addr_cpu && (!set_addr_cpu_q)) // Setting starting address
    cpu_addr_dsff <= #1 adr;
  else if (cpu_ack_i && (!cpu_ack_q))
    cpu_addr_dsff <= #1 cpu_addr_dsff + 3'd4;
end
 
 
assign cpu_addr_o = cpu_addr_dsff;
 
 
always @ (posedge cpu_clk_i)
begin
  cpu_we_dsff <= #1 curr_cmd_go && acc_type_write;
end
 
 
assign cpu_we_o = cpu_we_dsff;
 
 
 
// Logic for detecting end of transaction
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_end <= #1 1'b0;
  else if (cpu_ack_i && (!cpu_ack_q))
    cpu_end <= #1 1'b1;
  else if (cpu_end_rst)
    cpu_end <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_end_csff  <= #1 1'b0;
      cpu_end_tck   <= #1 1'b0;
      cpu_end_tck_q <= #1 1'b0;
    end
  else
    begin
      cpu_end_csff  <= #1 cpu_end;
      cpu_end_tck   <= #1 cpu_end_csff;
      cpu_end_tck_q <= #1 cpu_end_tck;
    end
end
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_end_rst_csff <= #1 1'b0;
      cpu_end_rst      <= #1 1'b0;
    end
  else
    begin
      cpu_end_rst_csff <= #1 cpu_end_tck;
      cpu_end_rst      <= #1 cpu_end_rst_csff;
    end
end
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    busy_cpu <= #1 1'b0;
  else if (cpu_end_rst)
    busy_cpu <= #1 1'b0;
  else if (cpu_stb_o)
    busy_cpu <= #1 1'b1;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      busy_csff       <= #1 1'b0;
      busy_tck        <= #1 1'b0;
 
      update_dr_csff  <= #1 1'b0;
      update_dr_cpu   <= #1 1'b0;
    end
  else
    begin
      busy_csff       <= #1 busy_cpu;
      busy_tck        <= #1 busy_csff;
 
      update_dr_csff  <= #1 update_dr_i;
      update_dr_cpu   <= #1 update_dr_csff;
    end
end
 
 
// Detecting overrun when write operation.
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    cpu_overrun <= #1 1'b0;
  else if(start_cpu_wr && (!start_cpu_wr_q) && cpu_ack_i)
    cpu_overrun <= #1 1'b1;
  else if(update_dr_cpu) // error remains active until update_dr arrives
    cpu_overrun <= #1 1'b0;
end
 
 
// Detecting underrun when read operation
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    underrun_tck <= #1 1'b0;
  else if(latch_data && (!fifo_full) && (!data_cnt_end))
    underrun_tck <= #1 1'b1;
  else if(update_dr_i) // error remains active until update_dr arrives
    underrun_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_overrun_csff <= #1 1'b0;
      cpu_overrun_tck  <= #1 1'b0;
 
      cpu_ack_csff     <= #1 1'b0;
      cpu_ack_tck      <= #1 1'b0;
    end
  else
    begin
      cpu_overrun_csff <= #1 cpu_overrun;
      cpu_overrun_tck  <= #1 cpu_overrun_csff;
 
      cpu_ack_csff     <= #1 cpu_ack_i;
      cpu_ack_tck      <= #1 cpu_ack_csff;
    end
end
 
 
 
always @ (posedge cpu_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      cpu_ce_csff  <= #1 1'b0;
      mem_ptr_init      <= #1 1'b0;
    end
  else
    begin
      cpu_ce_csff  <= #1  cpu_ce_i;
      mem_ptr_init      <= #1 ~cpu_ce_csff;
    end
end
 
 
// Logic for latching data that is read from cpu
always @ (posedge cpu_clk_i)
begin
  if (cpu_ack_i && (!cpu_ack_q))
    begin
      mem[0] <= #1 cpu_data_i[31:24];
      mem[1] <= #1 cpu_data_i[23:16];
      mem[2] <= #1 cpu_data_i[15:08];
      mem[3] <= #1 cpu_data_i[07:00];
    end
end
 
 
assign input_data = {mem[0], mem[1], mem[2], mem[3]};
 
 
// Fifo counter and empty/full detection
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    fifo_full <= #1 1'h0;
  else if (update_dr_i)
    fifo_full <= #1 1'h0;
  else if (cpu_end_tck && (!cpu_end_tck_q) && (!latch_data) && (!fifo_full))  // incrementing
    fifo_full <= #1 1'b1;
  else if (!(cpu_end_tck && (!cpu_end_tck_q)) && latch_data && (fifo_full))  // decrementing
    fifo_full <= #1 1'h0;
end
 
 
 
// TDO multiplexer
always @ (pause_dr_i or busy_tck or crc_cnt_end or crc_cnt_end_q or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or acc_type_read or crc_match_i or data_cnt_end or dr or data_cnt_end_q or crc_match_reg or status_cnt_en or status or addr_len_cnt_end or addr_len_cnt_end_q or curr_cmd_rd_comm or curr_cmd_rd_ctrl)
begin
  if (pause_dr_i)
    begin
    tdo_o = busy_tck;
    end
  else if (crc_cnt_end && (!crc_cnt_end_q) && (curr_cmd_wr_comm || curr_cmd_wr_ctrl || curr_cmd_go && acc_type_write ))
    begin
      tdo_o = ~crc_match_i;
    end
  else if (curr_cmd_go && acc_type_read && crc_cnt_end && (!data_cnt_end))
    begin
      tdo_o = dr[31];
    end
  else if (curr_cmd_go && acc_type_read && data_cnt_end && (!data_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
    end
  else if ((curr_cmd_rd_comm || curr_cmd_rd_ctrl) && addr_len_cnt_end && (!addr_len_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
    end
  else if (curr_cmd_rd_comm && crc_cnt_end && (!addr_len_cnt_end))
    begin
      tdo_o = dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1];
    end
  else if (curr_cmd_rd_ctrl && crc_cnt_end && (!addr_len_cnt_end))
    begin
      tdo_o = 1'b0;
    end
  else if (status_cnt_en)
    begin
      tdo_o = status[3];
    end
  else
    begin
      tdo_o = 1'b0;
    end
end
 
 
// Status register
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
    status <= #1 {`DBG_CPU_STATUS_LEN{1'b0}};
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && (!(curr_cmd_go && acc_type_read)))
    begin
    status <= #1 {1'b0, 1'b0, cpu_overrun_tck, crc_match_i};
    end
  else if (data_cnt_end && (!data_cnt_end_q) && curr_cmd_go && acc_type_read)
    begin
    status <= #1 {1'b0, 1'b0, underrun_tck, crc_match_reg};
    end
  else if (addr_len_cnt_end && (!addr_len_cnt_end) && (curr_cmd_rd_comm || curr_cmd_rd_ctrl))
    begin
    status <= #1 {1'b0, 1'b0, 1'b0, crc_match_reg};
    end
  else if (shift_dr_i && (!status_cnt_end))
    begin
    status <= #1 {status[`DBG_CPU_STATUS_LEN -2:0], status[`DBG_CPU_STATUS_LEN -1]};
    end
end
// Following status is shifted out (MSB first):
// 3. bit:          1 if crc is OK, else 0
// 2. bit:          1'b0
// 1. bit:          0
// 0. bit:          1 if overrun occured during write (data couldn't be written fast enough)
//                    or underrun occured during read (data couldn't be read fast enough)
 
 
 
// Connecting cpu registers
assign cpu_reg_we = crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_ctrl;
assign cpu_reg_data_i = dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN];
 
dbg_cpu_registers i_dbg_cpu_registers
  (
    .data_i          (cpu_reg_data_i),
    .we_i            (cpu_reg_we),
    .tck_i           (tck_i),
    .bp_i            (cpu_bp_i),
    .rst_i           (rst_i),
    .cpu_clk_i       (cpu_clk_i),
    .ctrl_reg_o      (ctrl_reg),
    .cpu_stall_o     (cpu_reg_stall),
    .cpu_rst_o       (cpu_rst_o)
  );
 
 
 
 
 
endmodule
 

Line No.	Rev	Author	Line
1	100	mohor	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// dbg_cpu.v ////`
4			`//// ////`
5			`//// ////`
6	139	igorm	`//// This file is part of the SoC Debug Interface. ////`
7	100	mohor	`//// http://www.opencores.org/projects/DebugInterface/ ////`
8			`//// ////`
9			`//// Author(s): ////`
10			`//// Igor Mohor (igorm@opencores.org) ////`
11			`//// ////`
12			`//// ////`
13			`//// All additional information is avaliable in the README.txt ////`
14			`//// file. ////`
15			`//// ////`
16			`//////////////////////////////////////////////////////////////////////`
17			`//// ////`
18			`//// Copyright (C) 2000 - 2004 Authors ////`
19			`//// ////`
20			`//// This source file may be used and distributed without ////`
21			`//// restriction provided that this copyright statement is not ////`
22			`//// removed from the file and that any derivative work contains ////`
23			`//// the original copyright notice and the associated disclaimer. ////`
24			`//// ////`
25			`//// This source file is free software; you can redistribute it ////`
26			`//// and/or modify it under the terms of the GNU Lesser General ////`
27			`//// Public License as published by the Free Software Foundation; ////`
28			`//// either version 2.1 of the License, or (at your option) any ////`
29			`//// later version. ////`
30			`//// ////`
31			`//// This source is distributed in the hope that it will be ////`
32			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
33			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
34			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
35			`//// details. ////`
36			`//// ////`
37			`//// You should have received a copy of the GNU Lesser General ////`
38			`//// Public License along with this source; if not, download it ////`
39			`//// from http://www.opencores.org/lgpl.shtml ////`
40			`//// ////`
41			`//////////////////////////////////////////////////////////////////////`
42			`//`
43			`// CVS Revision History`
44			`//`
45			`// $Log: not supported by cvs2svn $`
46	150	igorm	`// Revision 1.10 2004/04/01 10:22:45 igorm`
47			`// Signals for easier debugging removed.`
48			`//`
49	143	igorm	`// Revision 1.9 2004/03/31 14:34:09 igorm`
50			`// data_cnt_lim length changed to reduce number of warnings.`
51			`//`
52	141	igorm	`// Revision 1.8 2004/03/28 20:27:01 igorm`
53			`// New release of the debug interface (3rd. release).`
54			`//`
55	139	igorm	`// Revision 1.7 2004/01/25 14:04:18 mohor`
56			`// All flipflops are reset.`
57			`//`
58	123	mohor	`// Revision 1.6 2004/01/22 13:58:53 mohor`
59			`// Port signals are all set to zero after reset.`
60			`//`
61	121	mohor	`// Revision 1.5 2004/01/19 07:32:41 simons`
62			`// Reset values width added because of FV, a good sentence changed because some tools can not handle it.`
63			`//`
64	108	simons	`// Revision 1.4 2004/01/17 18:38:11 mohor`
65			`// cpu_tall_o is set with cpu_stb_o or register.`
66			`//`
67	104	mohor	`// Revision 1.3 2004/01/17 18:01:24 mohor`
68			`// New version.`
69			`//`
70	102	mohor	`// Revision 1.2 2004/01/17 17:01:14 mohor`
71			`// Almost finished.`
72			`//`
73	101	mohor	`// Revision 1.1 2004/01/16 14:53:31 mohor`
74			`// * empty log message *`
75	100	mohor	`//`
76			`//`
77	101	mohor	`//`
78	139	igorm
79	100	mohor	`// synopsys translate_off`
80			`include "timescale.v"
81			`// synopsys translate_on`
82			`include "dbg_cpu_defines.v"
83
84			`// Top module`
85			`module dbg_cpu(`
86			`// JTAG signals`
87			`tck_i,`
88			`tdi_i,`
89			`tdo_o,`
90
91			`// TAP states`
92			`shift_dr_i,`
93			`pause_dr_i,`
94			`update_dr_i,`
95
96			`cpu_ce_i,`
97			`crc_match_i,`
98			`crc_en_o,`
99			`shift_crc_o,`
100			`rst_i,`
101
102	139	igorm	`// CPU`
103			`cpu_clk_i,`
104			`cpu_addr_o, cpu_data_i, cpu_data_o, cpu_bp_i, cpu_stall_o,`
105	101	mohor	`cpu_stb_o,`
106	139	igorm	`cpu_we_o, cpu_ack_i, cpu_rst_o`
107	100	mohor
108			`);`
109
110			`// JTAG signals`
111			`input tck_i;`
112			`input tdi_i;`
113			`output tdo_o;`
114
115			`// TAP states`
116			`input shift_dr_i;`
117			`input pause_dr_i;`
118			`input update_dr_i;`
119
120			`input cpu_ce_i;`
121			`input crc_match_i;`
122			`output crc_en_o;`
123			`output shift_crc_o;`
124			`input rst_i;`
125	101	mohor
126	139	igorm	`// CPU`
127			`input cpu_clk_i;`
128			`output [31:0] cpu_addr_o;`
129	101	mohor	`output [31:0] cpu_data_o;`
130			`input cpu_bp_i;`
131			`output cpu_stall_o;`
132	139	igorm	`input [31:0] cpu_data_i;`
133	101	mohor	`output cpu_stb_o;`
134			`output cpu_we_o;`
135			`input cpu_ack_i;`
136			`output cpu_rst_o;`
137
138	139	igorm	`reg cpu_stb_o;`
139			`wire cpu_reg_stall;`
140	100	mohor	`reg tdo_o;`
141	139	igorm	`reg cpu_ack_q;`
142			`reg cpu_ack_csff;`
143			`reg cpu_ack_tck;`
144	100	mohor
145	139	igorm	`reg [31:0] cpu_dat_tmp, cpu_data_dsff;`
146			`reg [31:0] cpu_addr_dsff;`
147			`reg cpu_we_dsff;`
148			reg [`DBG_CPU_DR_LEN -1 :0] dr;
149			`wire enable;`
150	100	mohor	`wire cmd_cnt_en;`
151	139	igorm	reg [`DBG_CPU_CMD_CNT_WIDTH -1:0] cmd_cnt;
152	100	mohor	`wire cmd_cnt_end;`
153			`reg cmd_cnt_end_q;`
154	139	igorm	`reg addr_len_cnt_en;`
155			`reg [5:0] addr_len_cnt;`
156			`wire addr_len_cnt_end;`
157			`reg addr_len_cnt_end_q;`
158			`reg crc_cnt_en;`
159			reg [`DBG_CPU_CRC_CNT_WIDTH -1:0] crc_cnt;
160	100	mohor	`wire crc_cnt_end;`
161			`reg crc_cnt_end_q;`
162	139	igorm	`reg data_cnt_en;`
163			reg [`DBG_CPU_DATA_CNT_WIDTH:0] data_cnt;
164	141	igorm	reg [`DBG_CPU_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
165	100	mohor	`wire data_cnt_end;`
166			`reg data_cnt_end_q;`
167	139	igorm	`reg crc_match_reg;`
168
169			reg [`DBG_CPU_ACC_TYPE_LEN -1:0] acc_type;
170			reg [`DBG_CPU_ADR_LEN -1:0] adr;
171			reg [`DBG_CPU_LEN_LEN -1:0] len;
172			reg [`DBG_CPU_LEN_LEN:0] len_var;
173			wire [`DBG_CPU_CTRL_LEN -1:0]ctrl_reg;
174			`reg start_rd_tck;`
175			`reg rd_tck_started;`
176			`reg start_rd_csff;`
177			`reg start_cpu_rd;`
178			`reg start_cpu_rd_q;`
179			`reg start_wr_tck;`
180			`reg start_wr_csff;`
181			`reg start_cpu_wr;`
182			`reg start_cpu_wr_q;`
183
184			`reg status_cnt_en;`
185	100	mohor	`wire status_cnt_end;`
186
187	139	igorm	`wire half, long;`
188			`reg half_q, long_q;`
189	100	mohor
190	139	igorm	reg [`DBG_CPU_STATUS_CNT_WIDTH -1:0] status_cnt;
191	100	mohor
192	139	igorm	reg [`DBG_CPU_STATUS_LEN -1:0] status;
193	100	mohor
194	139	igorm	`reg cpu_overrun, cpu_overrun_csff, cpu_overrun_tck;`
195			`reg underrun_tck;`
196	100	mohor
197	139	igorm	`reg busy_cpu;`
198			`reg busy_tck;`
199			`reg cpu_end;`
200			`reg cpu_end_rst;`
201			`reg cpu_end_rst_csff;`
202			`reg cpu_end_csff;`
203			`reg cpu_end_tck, cpu_end_tck_q;`
204			`reg busy_csff;`
205			`reg latch_data;`
206			`reg update_dr_csff, update_dr_cpu;`
207			wire [`DBG_CPU_CTRL_LEN -1:0] cpu_reg_data_i;
208			`wire cpu_reg_we;`
209	101	mohor
210	139	igorm	`reg set_addr, set_addr_csff, set_addr_cpu, set_addr_cpu_q;`
211			`wire [31:0] input_data;`
212
213			`wire len_eq_0;`
214	100	mohor	`wire crc_cnt_31;`
215
216	139	igorm	`reg fifo_full;`
217			`reg [7:0] mem [0:3];`
218			`reg cpu_ce_csff;`
219			`reg mem_ptr_init;`
220			reg [`DBG_CPU_CMD_LEN -1: 0] curr_cmd;
221			`wire curr_cmd_go;`
222			`reg curr_cmd_go_q;`
223			`wire curr_cmd_wr_comm;`
224			`wire curr_cmd_wr_ctrl;`
225			`wire curr_cmd_rd_comm;`
226			`wire curr_cmd_rd_ctrl;`
227			`wire acc_type_read;`
228			`wire acc_type_write;`
229	100	mohor
230	101	mohor
231	100	mohor	`assign enable = cpu_ce_i & shift_dr_i;`
232			`assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);`
233			`assign shift_crc_o = enable & status_cnt_end; // Signals dbg module to shift out the CRC`
234
235	139	igorm	assign curr_cmd_go = (curr_cmd == `DBG_CPU_GO) && cmd_cnt_end;
236			assign curr_cmd_wr_comm = (curr_cmd == `DBG_CPU_WR_COMM) && cmd_cnt_end;
237			assign curr_cmd_wr_ctrl = (curr_cmd == `DBG_CPU_WR_CTRL) && cmd_cnt_end;
238			assign curr_cmd_rd_comm = (curr_cmd == `DBG_CPU_RD_COMM) && cmd_cnt_end;
239			assign curr_cmd_rd_ctrl = (curr_cmd == `DBG_CPU_RD_CTRL) && cmd_cnt_end;
240	100	mohor
241	139	igorm	assign acc_type_read = (acc_type == `DBG_CPU_READ);
242			assign acc_type_write = (acc_type == `DBG_CPU_WRITE);
243
244
245
246			`// Shift register for shifting in and out the data`
247			`always @ (posedge tck_i or posedge rst_i)`
248			`begin`
249			`if (rst_i)`
250			`begin`
251			`latch_data <= #1 1'b0;`
252			dr <= #1 {`DBG_CPU_DR_LEN{1'b0}};
253			`end`
254			`else if (curr_cmd_rd_comm && crc_cnt_31) // Latching data (from internal regs)`
255			`begin`
256			dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
257			`end`
258			`else if (curr_cmd_rd_ctrl && crc_cnt_31) // Latching data (from control regs)`
259			`begin`
260			dr[`DBG_CPU_DR_LEN -1:`DBG_CPU_DR_LEN -`DBG_CPU_CTRL_LEN] <= #1 ctrl_reg;
261			`end`
262			`else if (acc_type_read && curr_cmd_go && crc_cnt_31) // Latchind first data (from WB)`
263			`begin`
264			`dr[31:0] <= #1 input_data[31:0];`
265			`latch_data <= #1 1'b1;`
266			`end`
267			`else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)`
268			`begin`
269			`case (acc_type) // synthesis parallel_case full_case`
270			`DBG_CPU_READ: begin
271			`if(long & (~long_q))`
272			`begin`
273			`dr[31:0] <= #1 input_data[31:0];`
274			`latch_data <= #1 1'b1;`
275			`end`
276			`else`
277			`begin`
278			`dr[31:0] <= #1 {dr[30:0], 1'b0};`
279			`latch_data <= #1 1'b0;`
280			`end`
281			`end`
282			`endcase`
283			`end`
284			`else if (enable && (!addr_len_cnt_end))`
285			`begin`
286			dr <= #1 {dr[`DBG_CPU_DR_LEN -2:0], tdi_i};
287			`end`
288			`end`
289
290
291
292	100	mohor	`assign cmd_cnt_en = enable & (~cmd_cnt_end);`
293
294
295			`// Command counter`
296			`always @ (posedge tck_i or posedge rst_i)`
297			`begin`
298			`if (rst_i)`
299	139	igorm	cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
300	100	mohor	`else if (update_dr_i)`
301	139	igorm	cmd_cnt <= #1 {`DBG_CPU_CMD_CNT_WIDTH{1'b0}};
302	100	mohor	`else if (cmd_cnt_en)`
303			`cmd_cnt <= #1 cmd_cnt + 1'b1;`
304			`end`
305
306
307	139	igorm	`// Assigning current command`
308			`always @ (posedge tck_i or posedge rst_i)`
309			`begin`
310			`if (rst_i)`
311			curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
312			`else if (update_dr_i)`
313			curr_cmd <= #1 {`DBG_CPU_CMD_LEN{1'b0}};
314			else if (cmd_cnt == (`DBG_CPU_CMD_LEN -1))
315			curr_cmd <= #1 {dr[`DBG_CPU_CMD_LEN-2 :0], tdi_i};
316			`end`
317	100	mohor
318
319	139	igorm	`// Assigning current command`
320			`always @ (posedge tck_i or posedge rst_i)`
321			`begin`
322			`if (rst_i)`
323			`curr_cmd_go_q <= #1 1'b0;`
324			`else`
325			`curr_cmd_go_q <= #1 curr_cmd_go;`
326			`end`
327
328
329			`always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_rd_comm or curr_cmd_rd_ctrl or crc_cnt_end)`
330			`begin`
331			`if (enable && (!addr_len_cnt_end))`
332			`begin`
333			`if (cmd_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
334			`addr_len_cnt_en = 1'b1;`
335			`else if (crc_cnt_end && (curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
336			`addr_len_cnt_en = 1'b1;`
337			`else`
338			`addr_len_cnt_en = 1'b0;`
339			`end`
340			`else`
341			`addr_len_cnt_en = 1'b0;`
342			`end`
343
344
345	100	mohor	`// Address/length counter`
346			`always @ (posedge tck_i or posedge rst_i)`
347			`begin`
348			`if (rst_i)`
349	139	igorm	`addr_len_cnt <= #1 6'h0;`
350	100	mohor	`else if (update_dr_i)`
351	139	igorm	`addr_len_cnt <= #1 6'h0;`
352			`else if (addr_len_cnt_en)`
353			`addr_len_cnt <= #1 addr_len_cnt + 1'b1;`
354	100	mohor	`end`
355
356
357	139	igorm	`always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)`
358			`begin`
359			`if (enable && (!data_cnt_end))`
360			`begin`
361			`if (cmd_cnt_end && curr_cmd_go && acc_type_write)`
362			`data_cnt_en = 1'b1;`
363			`else if (crc_cnt_end && curr_cmd_go && acc_type_read)`
364			`data_cnt_en = 1'b1;`
365			`else`
366			`data_cnt_en = 1'b0;`
367			`end`
368			`else`
369			`data_cnt_en = 1'b0;`
370			`end`
371	100	mohor
372
373			`// Data counter`
374			`always @ (posedge tck_i or posedge rst_i)`
375			`begin`
376			`if (rst_i)`
377	139	igorm	data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
378	100	mohor	`else if (update_dr_i)`
379	139	igorm	data_cnt <= #1 {`DBG_CPU_DATA_CNT_WIDTH{1'b0}};
380	100	mohor	`else if (data_cnt_en)`
381			`data_cnt <= #1 data_cnt + 1'b1;`
382			`end`
383
384
385
386	139	igorm	`// Upper limit. Data counter counts until this value is reached.`
387	100	mohor	`always @ (posedge tck_i or posedge rst_i)`
388			`begin`
389			`if (rst_i)`
390	141	igorm	data_cnt_limit <= #1 {`DBG_CPU_DATA_CNT_LIM_WIDTH{1'b0}};
391	100	mohor	`else if (update_dr_i)`
392	141	igorm	`data_cnt_limit <= #1 len + 1'b1;`
393	100	mohor	`end`
394
395
396	139	igorm	`always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)`
397	100	mohor	`begin`
398	139	igorm	`if (enable && (!crc_cnt_end) && cmd_cnt_end)`
399	100	mohor	`begin`
400	139	igorm	`if (addr_len_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
401			`crc_cnt_en = 1'b1;`
402			`else if (data_cnt_end && curr_cmd_go && acc_type_write)`
403			`crc_cnt_en = 1'b1;`
404			`else if (cmd_cnt_end && (curr_cmd_go && acc_type_read \|\| curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
405			`crc_cnt_en = 1'b1;`
406			`else`
407			`crc_cnt_en = 1'b0;`
408	100	mohor	`end`
409	139	igorm	`else`
410			`crc_cnt_en = 1'b0;`
411	100	mohor	`end`
412
413
414	139	igorm	`// crc counter`
415	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
416	100	mohor	`begin`
417	123	mohor	`if (rst_i)`
418	139	igorm	crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
419			`else if(crc_cnt_en)`
420			`crc_cnt <= #1 crc_cnt + 1'b1;`
421			`else if (update_dr_i)`
422			crc_cnt <= #1 {`DBG_CPU_CRC_CNT_WIDTH{1'b0}};
423			`end`
424
425			assign cmd_cnt_end = cmd_cnt == `DBG_CPU_CMD_LEN;
426			assign addr_len_cnt_end = addr_len_cnt == `DBG_CPU_DR_LEN;
427			assign crc_cnt_end = crc_cnt == `DBG_CPU_CRC_CNT_WIDTH'd32;
428			assign crc_cnt_31 = crc_cnt == `DBG_CPU_CRC_CNT_WIDTH'd31;
429	141	igorm	`assign data_cnt_end = (data_cnt == {data_cnt_limit, 3'b000});`
430	139	igorm
431			`always @ (posedge tck_i or posedge rst_i)`
432			`begin`
433			`if (rst_i)`
434	123	mohor	`begin`
435	139	igorm	`crc_cnt_end_q <= #1 1'b0;`
436			`cmd_cnt_end_q <= #1 1'b0;`
437			`data_cnt_end_q <= #1 1'b0;`
438			`addr_len_cnt_end_q <= #1 1'b0;`
439	123	mohor	`end`
440			`else`
441			`begin`
442	139	igorm	`crc_cnt_end_q <= #1 crc_cnt_end;`
443			`cmd_cnt_end_q <= #1 cmd_cnt_end;`
444			`data_cnt_end_q <= #1 data_cnt_end;`
445			`addr_len_cnt_end_q <= #1 addr_len_cnt_end;`
446	123	mohor	`end`
447	100	mohor	`end`
448
449
450			`// Status counter is made of 4 serialy connected registers`
451			`always @ (posedge tck_i or posedge rst_i)`
452			`begin`
453			`if (rst_i)`
454	139	igorm	status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
455	100	mohor	`else if (update_dr_i)`
456	139	igorm	status_cnt <= #1 {`DBG_CPU_STATUS_CNT_WIDTH{1'b0}};
457			`else if (status_cnt_en)`
458			`status_cnt <= #1 status_cnt + 1'b1;`
459	100	mohor	`end`
460
461
462	141	igorm	`always @ (enable or status_cnt_end or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_rd_ctrl or`
463			`curr_cmd_wr_comm or curr_cmd_wr_ctrl or curr_cmd_go or acc_type_write or`
464			`acc_type_read or data_cnt_end or addr_len_cnt_end)`
465	139	igorm	`begin`
466			`if (enable && (!status_cnt_end))`
467			`begin`
468			`if (crc_cnt_end && (curr_cmd_wr_comm \|\| curr_cmd_wr_ctrl))`
469			`status_cnt_en = 1'b1;`
470			`else if (crc_cnt_end && curr_cmd_go && acc_type_write)`
471			`status_cnt_en = 1'b1;`
472			`else if (data_cnt_end && curr_cmd_go && acc_type_read)`
473			`status_cnt_en = 1'b1;`
474			`else if (addr_len_cnt_end && (curr_cmd_rd_comm \|\| curr_cmd_rd_ctrl))`
475			`status_cnt_en = 1'b1;`
476			`else`
477			`status_cnt_en = 1'b0;`
478			`end`
479			`else`
480			`status_cnt_en = 1'b0;`
481			`end`
482
483
484			assign status_cnt_end = status_cnt == `DBG_CPU_STATUS_LEN;
485
486
487			`// Latching acc_type, address and length`
488	100	mohor	`always @ (posedge tck_i or posedge rst_i)`
489			`begin`
490			`if (rst_i)`
491			`begin`
492	139	igorm	acc_type <= #1 {`DBG_CPU_ACC_TYPE_LEN{1'b0}};
493			adr <= #1 {`DBG_CPU_ADR_LEN{1'b0}};
494			len <= #1 {`DBG_CPU_LEN_LEN{1'b0}};
495			`set_addr <= #1 1'b0;`
496	100	mohor	`end`
497	139	igorm	`else if(crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_comm)`
498	100	mohor	`begin`
499	139	igorm	acc_type <= #1 dr[`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN];
500			adr <= #1 dr[`DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN -1 : `DBG_CPU_LEN_LEN];

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_cpu.v] - Blame information for rev 150