URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_wb.v] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  dbg_wb.v                                                    ////
////                                                              ////
////                                                              ////
////  This file is part of the SoC Debug Interface.               ////
////  http://www.opencores.org/projects/DebugInterface/           ////
////                                                              ////
////  Author(s):                                                  ////
////       Igor Mohor (igorm@opencores.org)                       ////
////                                                              ////
////                                                              ////
////  All additional information is avaliable in the README.txt   ////
////  file.                                                       ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 - 2004 Authors                            ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.22  2004/04/01 11:56:59  igorm
// Port names and defines for the supported CPUs changed.
//
// Revision 1.21  2004/03/31 14:34:09  igorm
// data_cnt_lim length changed to reduce number of warnings.
//
// Revision 1.20  2004/03/28 20:27:02  igorm
// New release of the debug interface (3rd. release).
//
// Revision 1.19  2004/03/22 16:35:46  igorm
// Temp version before changing dbg interface.
//
// Revision 1.18  2004/01/25 14:04:18  mohor
// All flipflops are reset.
//
// Revision 1.17  2004/01/22 13:58:53  mohor
// Port signals are all set to zero after reset.
//
// Revision 1.16  2004/01/19 07:32:41  simons
// Reset values width added because of FV, a good sentence changed because some tools can not handle it.
//
// Revision 1.15  2004/01/17 18:01:24  mohor
// New version.
//
// Revision 1.14  2004/01/16 14:51:33  mohor
// cpu registers added.
//
// Revision 1.13  2004/01/15 12:09:43  mohor
// Working.
//
// Revision 1.12  2004/01/14 22:59:18  mohor
// Temp version.
//
// Revision 1.11  2004/01/14 12:29:40  mohor
// temp version. Resets will be changed in next version.
//
// Revision 1.10  2004/01/13 11:28:14  mohor
// tmp version.
//
// Revision 1.9  2004/01/10 07:50:24  mohor
// temp version.
//
// Revision 1.8  2004/01/09 12:48:44  mohor
// tmp version.
//
// Revision 1.7  2004/01/08 17:53:36  mohor
// tmp version.
//
// Revision 1.6  2004/01/07 11:58:56  mohor
// temp4 version.
//
// Revision 1.5  2004/01/06 17:15:19  mohor
// temp3 version.
//
// Revision 1.4  2004/01/05 12:16:00  mohor
// tmp2 version.
//
// Revision 1.3  2003/12/23 16:22:46  mohor
// Tmp version.
//
// Revision 1.2  2003/12/23 15:26:26  mohor
// Small fix.
//
// Revision 1.1  2003/12/23 15:09:04  mohor
// New directory structure. New version of the debug interface.
//
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "dbg_wb_defines.v"
 
// Top module
module dbg_wb(
                // JTAG signals
                tck_i,
                tdi_i,
                tdo_o,
 
                // TAP states
                shift_dr_i,
                pause_dr_i,
                update_dr_i,
 
                wishbone_ce_i,
                crc_match_i,
                crc_en_o,
                shift_crc_o,
                rst_i,
 
                // WISHBONE common signals
                wb_clk_i,
 
                // WISHBONE master interface
                wb_adr_o, wb_dat_o, wb_dat_i, wb_cyc_o, wb_stb_o, wb_sel_o,
                wb_we_o, wb_ack_i, wb_cab_o, wb_err_i, wb_cti_o, wb_bte_o
 
              );
 
// JTAG signals
input         tck_i;
input         tdi_i;
output        tdo_o;
 
// TAP states
input         shift_dr_i;
input         pause_dr_i;
input         update_dr_i;
 
input         wishbone_ce_i;
input         crc_match_i;
output        crc_en_o;
output        shift_crc_o;
input         rst_i;
// WISHBONE common signals
input         wb_clk_i;
 
// WISHBONE master interface
output [31:0] wb_adr_o;
output [31:0] wb_dat_o;
input  [31:0] wb_dat_i;
output        wb_cyc_o;
output        wb_stb_o;
output  [3:0] wb_sel_o;
output        wb_we_o;
input         wb_ack_i;
output        wb_cab_o;
input         wb_err_i;
output  [2:0] wb_cti_o;
output  [1:0] wb_bte_o;
 
reg           wb_cyc_o;
 
reg           tdo_o;
 
reg    [31:0] wb_dat_tmp, wb_dat_dsff;
reg    [31:0] wb_adr_dsff;
reg     [3:0] wb_sel_dsff;
reg           wb_we_dsff;
reg    [`DBG_WB_DR_LEN -1 :0] dr;
wire          enable;
wire          cmd_cnt_en;
reg     [`DBG_WB_CMD_CNT_WIDTH -1:0] cmd_cnt;
wire          cmd_cnt_end;
reg           cmd_cnt_end_q;
reg           addr_len_cnt_en;
reg     [5:0] addr_len_cnt;
wire          addr_len_cnt_end;
reg           addr_len_cnt_end_q;
reg           crc_cnt_en;
reg     [`DBG_WB_CRC_CNT_WIDTH -1:0] crc_cnt;
wire          crc_cnt_end;
reg           crc_cnt_end_q;
reg           data_cnt_en;
reg    [`DBG_WB_DATA_CNT_WIDTH:0] data_cnt;
reg    [`DBG_WB_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
wire          data_cnt_end;
reg           data_cnt_end_q;
 
reg           crc_match_reg;
 
reg    [`DBG_WB_ACC_TYPE_LEN -1:0] acc_type;
reg    [`DBG_WB_ADR_LEN -1:0] adr;
reg    [`DBG_WB_LEN_LEN -1:0] len;
reg    [`DBG_WB_LEN_LEN:0]    len_var;
reg           start_rd_tck;
reg           rd_tck_started;
reg           start_rd_csff;
reg           start_wb_rd;
reg           start_wb_rd_q;
reg           start_wr_tck;
reg           start_wr_csff;
reg           start_wb_wr;
reg           start_wb_wr_q;
 
reg           status_cnt_en;
wire          status_cnt_end;
 
wire          byte, half, long;
reg           byte_q, half_q, long_q;
 
reg [`DBG_WB_STATUS_CNT_WIDTH -1:0] status_cnt;
 
reg [`DBG_WB_STATUS_LEN -1:0] status;
 
reg           wb_error, wb_error_csff, wb_error_tck;
reg           wb_overrun, wb_overrun_csff, wb_overrun_tck;
reg           underrun_tck;
 
reg           busy_wb;
reg           busy_tck;
reg           wb_end;
reg           wb_end_rst;
reg           wb_end_rst_csff;
reg           wb_end_csff;
reg           wb_end_tck, wb_end_tck_q;
reg           busy_csff;
reg           latch_data;
reg           update_dr_csff, update_dr_wb;
 
reg           set_addr, set_addr_csff, set_addr_wb, set_addr_wb_q;
wire   [31:0] input_data;
 
wire          len_eq_0;
wire          crc_cnt_31;
 
reg     [1:0] ptr;
reg     [2:0] fifo_cnt;
wire          fifo_full;
wire          fifo_empty;
reg     [7:0] mem [0:3];
reg     [2:0] mem_ptr_dsff;
reg           wishbone_ce_csff;
reg           mem_ptr_init;
reg [`DBG_WB_CMD_LEN -1: 0] curr_cmd;
wire          curr_cmd_go;
reg           curr_cmd_go_q;
wire          curr_cmd_wr_comm;
wire          curr_cmd_rd_comm;
wire          acc_type_read;
wire          acc_type_write;
wire          acc_type_8bit;
wire          acc_type_16bit;
wire          acc_type_32bit;
 
 
assign enable = wishbone_ce_i & shift_dr_i;
assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);
assign shift_crc_o = enable & status_cnt_end;  // Signals dbg module to shift out the CRC
 
assign curr_cmd_go      = (curr_cmd == `DBG_WB_GO) && cmd_cnt_end;
assign curr_cmd_wr_comm = (curr_cmd == `DBG_WB_WR_COMM) && cmd_cnt_end;
assign curr_cmd_rd_comm = (curr_cmd == `DBG_WB_RD_COMM) && cmd_cnt_end;
 
assign acc_type_read    = (acc_type == `DBG_WB_READ8  || acc_type == `DBG_WB_READ16  || acc_type == `DBG_WB_READ32);
assign acc_type_write   = (acc_type == `DBG_WB_WRITE8 || acc_type == `DBG_WB_WRITE16 || acc_type == `DBG_WB_WRITE32);
 
assign acc_type_8bit    = (acc_type == `DBG_WB_READ8  || acc_type == `DBG_WB_WRITE8);
assign acc_type_16bit   = (acc_type == `DBG_WB_READ16 || acc_type == `DBG_WB_WRITE16);
assign acc_type_32bit   = (acc_type == `DBG_WB_READ32 || acc_type == `DBG_WB_WRITE32);
 
 
// Selecting where to take the data from
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    ptr <= #1 2'h0;
  else if (update_dr_i)
    ptr <= #1 2'h0;
  else if (curr_cmd_go && acc_type_read && crc_cnt_31) // first latch
    ptr <= #1 ptr + 1'b1;
  else if (curr_cmd_go && acc_type_read && byte && (!byte_q))
    ptr <= ptr + 1'd1;
end
 
 
// Shift register for shifting in and out the data
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      latch_data <= #1 1'b0;
      dr <= #1 {`DBG_WB_DR_LEN{1'b0}};
    end
  else if (curr_cmd_rd_comm && crc_cnt_31)  // Latching data (from iternal regs)
    begin
      dr[`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_31)  // Latchind first data (from WB)
    begin
      dr[31:0] <= #1 input_data[31:0];
      latch_data <= #1 1'b1;
    end
  else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)
    begin
      if (acc_type == `DBG_WB_READ8)
        begin
          if(byte & (~byte_q))
            begin
              case (ptr)    // synthesis parallel_case
                2'b00 : dr[31:24] <= #1 input_data[31:24];
                2'b01 : dr[31:24] <= #1 input_data[23:16];
                2'b10 : dr[31:24] <= #1 input_data[15:8];
                2'b11 : dr[31:24] <= #1 input_data[7:0];
              endcase
              latch_data <= #1 1'b1;
            end
          else
            begin
              dr[31:24] <= #1 {dr[30:24], 1'b0};
              latch_data <= #1 1'b0;
            end
        end
      else if (acc_type == `DBG_WB_READ16)
        begin
          if(half & (~half_q))
            begin
              if (ptr[1])
                dr[31:16] <= #1 input_data[15:0];
              else
                dr[31:16] <= #1 input_data[31:16];
              latch_data <= #1 1'b1;
            end
          else
            begin
              dr[31:16] <= #1 {dr[30:16], 1'b0};
              latch_data <= #1 1'b0;
            end
        end
      else if (acc_type == `DBG_WB_READ32)
        begin
          if(long & (~long_q))
            begin
              dr[31:0] <= #1 input_data[31:0];
              latch_data <= #1 1'b1;
            end
          else
            begin
              dr[31:0] <= #1 {dr[30:0], 1'b0};
              latch_data <= #1 1'b0;
            end
        end
    end
  else if (enable && (!addr_len_cnt_end))
    begin
      dr <= #1 {dr[`DBG_WB_DR_LEN -2:0], tdi_i};
    end
end
 
 
 
assign cmd_cnt_en = enable & (~cmd_cnt_end);
 
 
// Command counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    cmd_cnt <= #1 {`DBG_WB_CMD_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    cmd_cnt <= #1 {`DBG_WB_CMD_CNT_WIDTH{1'b0}};
  else if (cmd_cnt_en)
    cmd_cnt <= #1 cmd_cnt + 1'b1;
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd <= #1 {`DBG_WB_CMD_LEN{1'b0}};
  else if (update_dr_i)
    curr_cmd <= #1 {`DBG_WB_CMD_LEN{1'b0}};
  else if (cmd_cnt == (`DBG_WB_CMD_LEN -1))
    curr_cmd <= #1 {dr[`DBG_WB_CMD_LEN-2 :0], tdi_i};
end
 
 
// Assigning current command
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    curr_cmd_go_q <= #1 1'b0;
  else
    curr_cmd_go_q <= #1 curr_cmd_go;
end
 
 
always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_rd_comm or crc_cnt_end)
begin
  if (enable && (!addr_len_cnt_end))
    begin
      if (cmd_cnt_end && curr_cmd_wr_comm)
        addr_len_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_rd_comm)
        addr_len_cnt_en = 1'b1;
      else
        addr_len_cnt_en = 1'b0;
    end
  else
    addr_len_cnt_en = 1'b0;
end
 
 
// Address/length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    addr_len_cnt <= #1 6'h0;
  else if (update_dr_i)
    addr_len_cnt <= #1 6'h0;
  else if (addr_len_cnt_en)
    addr_len_cnt <= #1 addr_len_cnt + 1'b1;
end
 
 
always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)
begin
  if (enable && (!data_cnt_end))
    begin
      if (cmd_cnt_end && curr_cmd_go && acc_type_write)
        data_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_read)
        data_cnt_en = 1'b1;
      else
        data_cnt_en = 1'b0;
    end
  else
    data_cnt_en = 1'b0;
end
 
 
// Data counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt <= #1 {`DBG_WB_DATA_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt <= #1 {`DBG_WB_DATA_CNT_WIDTH{1'b0}};
  else if (data_cnt_en)
    data_cnt <= #1 data_cnt + 1'b1;
end
 
 
 
// Upper limit. Data counter counts until this value is reached.
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    data_cnt_limit <= #1 {`DBG_WB_DATA_CNT_LIM_WIDTH{1'b0}};
  else if (update_dr_i)
    data_cnt_limit <= #1 len + 1'b1;
end
 
 
always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_wr_comm or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)
begin
  if (enable && (!crc_cnt_end) && cmd_cnt_end)
    begin
      if (addr_len_cnt_end && curr_cmd_wr_comm)
        crc_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_write)
        crc_cnt_en = 1'b1;
      else if (cmd_cnt_end && (curr_cmd_go && acc_type_read || curr_cmd_rd_comm))
        crc_cnt_en = 1'b1;
      else
        crc_cnt_en = 1'b0;
    end
  else
    crc_cnt_en = 1'b0;
end
 
 
// crc counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_cnt <= #1 {`DBG_WB_CRC_CNT_WIDTH{1'b0}};
  else if(crc_cnt_en)
    crc_cnt <= #1 crc_cnt + 1'b1;
  else if (update_dr_i)
    crc_cnt <= #1 {`DBG_WB_CRC_CNT_WIDTH{1'b0}};
end
 
assign cmd_cnt_end      = cmd_cnt      == `DBG_WB_CMD_LEN;
assign addr_len_cnt_end = addr_len_cnt == `DBG_WB_DR_LEN;
assign crc_cnt_end      = crc_cnt      == `DBG_WB_CRC_CNT_WIDTH'd32;
assign crc_cnt_31       = crc_cnt      == `DBG_WB_CRC_CNT_WIDTH'd31;
assign data_cnt_end     = (data_cnt    == {data_cnt_limit, 3'b000});
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      crc_cnt_end_q       <= #1 1'b0;
      cmd_cnt_end_q       <= #1 1'b0;
      data_cnt_end_q      <= #1 1'b0;
      addr_len_cnt_end_q  <= #1 1'b0;
    end
  else
    begin
      crc_cnt_end_q       <= #1 crc_cnt_end;
      cmd_cnt_end_q       <= #1 cmd_cnt_end;
      data_cnt_end_q      <= #1 data_cnt_end;
      addr_len_cnt_end_q  <= #1 addr_len_cnt_end;
    end
end
 
 
// Status counter is made of 4 serialy connected registers
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    status_cnt <= #1 {`DBG_WB_STATUS_CNT_WIDTH{1'b0}};
  else if (update_dr_i)
    status_cnt <= #1 {`DBG_WB_STATUS_CNT_WIDTH{1'b0}};
  else if (status_cnt_en)
    status_cnt <= #1 status_cnt + 1'b1;
end
 
 
always @ (enable or status_cnt_end or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_wr_comm or curr_cmd_go or acc_type_write or acc_type_read or data_cnt_end or addr_len_cnt_end)
begin
  if (enable && (!status_cnt_end))
    begin
      if (crc_cnt_end && curr_cmd_wr_comm)
        status_cnt_en = 1'b1;
      else if (crc_cnt_end && curr_cmd_go && acc_type_write)
        status_cnt_en = 1'b1;
      else if (data_cnt_end && curr_cmd_go && acc_type_read)
        status_cnt_en = 1'b1;
      else if (addr_len_cnt_end && curr_cmd_rd_comm)
        status_cnt_en = 1'b1;
      else
        status_cnt_en = 1'b0;
    end
  else
    status_cnt_en = 1'b0;
end
 
 
assign status_cnt_end = status_cnt == `DBG_WB_STATUS_LEN;
 
 
// Latching acc_type, address and length
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      acc_type  <= #1 {`DBG_WB_ACC_TYPE_LEN{1'b0}};
      adr       <= #1 {`DBG_WB_ADR_LEN{1'b0}};
      len       <= #1 {`DBG_WB_LEN_LEN{1'b0}};
      set_addr  <= #1 1'b0;
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && crc_match_i && curr_cmd_wr_comm)
    begin
      acc_type  <= #1 dr[`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN -1 : `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN];
      adr       <= #1 dr[`DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN -1 : `DBG_WB_LEN_LEN];
      len       <= #1 dr[`DBG_WB_LEN_LEN -1:0];
      set_addr  <= #1 1'b1;
    end
  else if(wb_end_tck)               // Writing back the address
    begin
      adr  <= #1 wb_adr_dsff;
    end
  else
    set_addr <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    crc_match_reg <= #1 1'b0;
  else if(crc_cnt_end & (~crc_cnt_end_q))
    crc_match_reg <= #1 crc_match_i;
end
 
 
// Length counter
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    len_var <= #1 {1'b0, {`DBG_WB_LEN_LEN{1'b0}}};
  else if(update_dr_i)
    len_var <= #1 len + 1'b1;
  else if (start_rd_tck)
    begin
      case (acc_type)  // synthesis parallel_case
        `DBG_WB_READ8 :
                    if (len_var > 'd1)
                      len_var <= #1 len_var - 1'd1;
                    else
                      len_var <= #1 {1'b0, {`DBG_WB_LEN_LEN{1'b0}}};
        `DBG_WB_READ16:
                    if (len_var > 'd2)
                      len_var <= #1 len_var - 2'd2;
                    else
                      len_var <= #1 {1'b0, {`DBG_WB_LEN_LEN{1'b0}}};
        `DBG_WB_READ32:
                    if (len_var > 'd4)
                      len_var <= #1 len_var - 3'd4;
                    else
                      len_var <= #1 {1'b0, {`DBG_WB_LEN_LEN{1'b0}}};
        default:      len_var <= #1 {1'bx, {`DBG_WB_LEN_LEN{1'bx}}};
      endcase
    end
end
 
 
assign len_eq_0 = len_var == 'h0;
 
 
assign byte = data_cnt[2:0] == 3'd7;
assign half = data_cnt[3:0] == 4'd15;
assign long = data_cnt[4:0] == 5'd31;
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      byte_q <= #1  1'b0;
      half_q <= #1  1'b0;
      long_q <= #1  1'b0;
    end
  else
    begin
      byte_q <= #1 byte;
      half_q <= #1 half;
      long_q <= #1 long;
    end
end
 
 
// Start wishbone write cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_wr_tck <= #1 1'b0;
      wb_dat_tmp <= #1 32'h0;
    end
  else if (curr_cmd_go && acc_type_write)
    begin
      case (acc_type)  // synthesis parallel_case full_case
        `DBG_WB_WRITE8  : begin
                        if (byte_q)
                          begin
                            start_wr_tck <= #1 1'b1;
                            wb_dat_tmp <= #1 {4{dr[7:0]}};
                          end
                        else
                          begin
                            start_wr_tck <= #1 1'b0;
                          end
                      end
        `DBG_WB_WRITE16 : begin
                        if (half_q)
                          begin
                            start_wr_tck <= #1 1'b1;
                            wb_dat_tmp <= #1 {2{dr[15:0]}};
                          end
                        else
                          begin
                            start_wr_tck <= #1 1'b0;
                          end
                      end
        `DBG_WB_WRITE32 : begin
                        if (long_q)
                          begin
                            start_wr_tck <= #1 1'b1;
                            wb_dat_tmp <= #1 dr[31:0];
                          end
                        else
                          begin
                            start_wr_tck <= #1 1'b0;
                          end
                      end
      endcase
    end
  else
    start_wr_tck <= #1 1'b0;
end
 
 
// wb_dat_o in WB clk domain
always @ (posedge wb_clk_i)
begin
  wb_dat_dsff <= #1 wb_dat_tmp;
end
 
assign wb_dat_o = wb_dat_dsff;
 
 
// Start wishbone read cycle
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    start_rd_tck <= #1 1'b0;
  else if (curr_cmd_go && (!curr_cmd_go_q) && acc_type_read)              // First read after cmd is entered
    start_rd_tck <= #1 1'b1;
  else if ((!start_rd_tck) && curr_cmd_go && acc_type_read  && (!len_eq_0) && (!fifo_full) && (!rd_tck_started))
    start_rd_tck <= #1 1'b1;
  else
    start_rd_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    rd_tck_started <= #1 1'b0;
  else if (update_dr_i || wb_end_tck && (!wb_end_tck_q))
    rd_tck_started <= #1 1'b0;
  else if (start_rd_tck)
    rd_tck_started <= #1 1'b1;
end
 
 
 
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      start_rd_csff   <= #1 1'b0;
      start_wb_rd     <= #1 1'b0;
      start_wb_rd_q   <= #1 1'b0;
 
      start_wr_csff   <= #1 1'b0;
      start_wb_wr     <= #1 1'b0;
      start_wb_wr_q   <= #1 1'b0;
 
      set_addr_csff   <= #1 1'b0;
      set_addr_wb     <= #1 1'b0;
      set_addr_wb_q   <= #1 1'b0;
    end
  else
    begin
      start_rd_csff   <= #1 start_rd_tck;
      start_wb_rd     <= #1 start_rd_csff;
      start_wb_rd_q   <= #1 start_wb_rd;
 
      start_wr_csff   <= #1 start_wr_tck;
      start_wb_wr     <= #1 start_wr_csff;
      start_wb_wr_q   <= #1 start_wb_wr;
 
      set_addr_csff   <= #1 set_addr;
      set_addr_wb     <= #1 set_addr_csff;
      set_addr_wb_q   <= #1 set_addr_wb;
    end
end
 
 
// wb_cyc_o
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_cyc_o <= #1 1'b0;
  else if ((start_wb_wr && (!start_wb_wr_q)) || (start_wb_rd && (!start_wb_rd_q)))
    wb_cyc_o <= #1 1'b1;
  else if (wb_ack_i || wb_err_i)
    wb_cyc_o <= #1 1'b0;
end
 
 
// wb_adr_o logic
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_adr_dsff <= #1 32'h0;
  else if (set_addr_wb && (!set_addr_wb_q)) // Setting starting address
    wb_adr_dsff <= #1 adr;
  else if (wb_ack_i)
    begin
      if ((acc_type == `DBG_WB_WRITE8) || (acc_type == `DBG_WB_READ8))
        wb_adr_dsff <= #1 wb_adr_dsff + 1'd1;
      else if ((acc_type == `DBG_WB_WRITE16) || (acc_type == `DBG_WB_READ16))
        wb_adr_dsff <= #1 wb_adr_dsff + 2'd2;
      else
        wb_adr_dsff <= #1 wb_adr_dsff + 3'd4;
    end
end
 
 
assign wb_adr_o = wb_adr_dsff;
 
 
//    adr   byte  |  short  |  long
//     0    1000     1100      1111
//     1    0100     err       err
//     2    0010     0011      err
//     3    0001     err       err
// wb_sel_o logic
 
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_sel_dsff[3:0] <= #1 4'h0;
  else
    begin
      case ({wb_adr_dsff[1:0], acc_type_8bit, acc_type_16bit, acc_type_32bit}) // synthesis parallel_case
        {2'd0, 3'b100} : wb_sel_dsff[3:0] <= #1 4'h8;
        {2'd0, 3'b010} : wb_sel_dsff[3:0] <= #1 4'hC;
        {2'd0, 3'b001} : wb_sel_dsff[3:0] <= #1 4'hF;
        {2'd1, 3'b100} : wb_sel_dsff[3:0] <= #1 4'h4;
        {2'd2, 3'b100} : wb_sel_dsff[3:0] <= #1 4'h2;
        {2'd2, 3'b010} : wb_sel_dsff[3:0] <= #1 4'h3;
        {2'd3, 3'b100} : wb_sel_dsff[3:0] <= #1 4'h1;
        default:         wb_sel_dsff[3:0] <= #1 4'hx;
      endcase
    end
end
 
 
assign wb_sel_o = wb_sel_dsff;
 
 
always @ (posedge wb_clk_i)
begin
  wb_we_dsff <= #1 curr_cmd_go && acc_type_write;
end
 
 
assign wb_we_o = wb_we_dsff;
assign wb_cab_o = 1'b0;
assign wb_stb_o = wb_cyc_o;
assign wb_cti_o = 3'h0;     // always performing single access
assign wb_bte_o = 2'h0;     // always performing single access
 
 
 
// Logic for detecting end of transaction
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_end <= #1 1'b0;
  else if (wb_ack_i || wb_err_i)
    wb_end <= #1 1'b1;
  else if (wb_end_rst)
    wb_end <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      wb_end_csff  <= #1 1'b0;
      wb_end_tck   <= #1 1'b0;
      wb_end_tck_q <= #1 1'b0;
    end
  else
    begin
      wb_end_csff  <= #1 wb_end;
      wb_end_tck   <= #1 wb_end_csff;
      wb_end_tck_q <= #1 wb_end_tck;
    end
end
 
 
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      wb_end_rst_csff <= #1 1'b0;
      wb_end_rst      <= #1 1'b0;
    end
  else
    begin
      wb_end_rst_csff <= #1 wb_end_tck;
      wb_end_rst      <= #1 wb_end_rst_csff;
    end
end
 
 
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    busy_wb <= #1 1'b0;
  else if (wb_end_rst)
    busy_wb <= #1 1'b0;
  else if (wb_cyc_o)
    busy_wb <= #1 1'b1;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      busy_csff       <= #1 1'b0;
      busy_tck        <= #1 1'b0;
 
      update_dr_csff  <= #1 1'b0;
      update_dr_wb    <= #1 1'b0;
    end
  else
    begin
      busy_csff       <= #1 busy_wb;
      busy_tck        <= #1 busy_csff;
 
      update_dr_csff  <= #1 update_dr_i;
      update_dr_wb    <= #1 update_dr_csff;
    end
end
 
 
// Detecting WB error
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_error <= #1 1'b0;
  else if(wb_err_i)
    wb_error <= #1 1'b1;
  else if(update_dr_wb) // error remains active until update_dr arrives
    wb_error <= #1 1'b0;
end
 
 
// Detecting overrun when write operation.
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    wb_overrun <= #1 1'b0;
  else if(start_wb_wr && (!start_wb_wr_q) && wb_cyc_o)
    wb_overrun <= #1 1'b1;
  else if(update_dr_wb) // error remains active until update_dr arrives
    wb_overrun <= #1 1'b0;
end
 
 
// Detecting underrun when read operation
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    underrun_tck <= #1 1'b0;
  else if(latch_data && fifo_empty && (!data_cnt_end))
    underrun_tck <= #1 1'b1;
  else if(update_dr_i) // error remains active until update_dr arrives
    underrun_tck <= #1 1'b0;
end
 
 
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
      wb_error_csff   <= #1 1'b0;
      wb_error_tck    <= #1 1'b0;
 
      wb_overrun_csff <= #1 1'b0;
      wb_overrun_tck  <= #1 1'b0;
    end
  else
    begin
      wb_error_csff   <= #1 wb_error;
      wb_error_tck    <= #1 wb_error_csff;
 
      wb_overrun_csff <= #1 wb_overrun;
      wb_overrun_tck  <= #1 wb_overrun_csff;
    end
end
 
 
 
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    begin
      wishbone_ce_csff  <= #1 1'b0;
      mem_ptr_init      <= #1 1'b0;
    end
  else
    begin
      wishbone_ce_csff  <= #1  wishbone_ce_i;
      mem_ptr_init      <= #1 ~wishbone_ce_csff;
    end
end
 
 
// Logic for latching data that is read from wishbone
always @ (posedge wb_clk_i or posedge rst_i)
begin
  if (rst_i)
    mem_ptr_dsff <= #1 3'h0;
  else if(mem_ptr_init)
    mem_ptr_dsff <= #1 3'h0;
  else if (wb_ack_i)
    begin
      if (acc_type == `DBG_WB_READ8)
        mem_ptr_dsff <= #1 mem_ptr_dsff + 1'd1;
      else if (acc_type == `DBG_WB_READ16)
        mem_ptr_dsff <= #1 mem_ptr_dsff + 2'd2;
    end
end
 
 
// Logic for latching data that is read from wishbone
always @ (posedge wb_clk_i)
begin
  if (wb_ack_i)
    begin
      case (wb_sel_dsff)    // synthesis parallel_case
        4'b1000  :  mem[mem_ptr_dsff[1:0]] <= #1 wb_dat_i[31:24];            // byte
        4'b0100  :  mem[mem_ptr_dsff[1:0]] <= #1 wb_dat_i[23:16];            // byte
        4'b0010  :  mem[mem_ptr_dsff[1:0]] <= #1 wb_dat_i[15:08];            // byte
        4'b0001  :  mem[mem_ptr_dsff[1:0]] <= #1 wb_dat_i[07:00];            // byte
 
        4'b1100  :                                                      // half
                    begin
                      mem[mem_ptr_dsff[1:0]]      <= #1 wb_dat_i[31:24];
                      mem[mem_ptr_dsff[1:0]+1'b1] <= #1 wb_dat_i[23:16];
                    end
        4'b0011  :                                                      // half
                    begin
                      mem[mem_ptr_dsff[1:0]]      <= #1 wb_dat_i[15:08];
                      mem[mem_ptr_dsff[1:0]+1'b1] <= #1 wb_dat_i[07:00];
                    end
        4'b1111  :                                                      // long
                    begin
                      mem[0] <= #1 wb_dat_i[31:24];
                      mem[1] <= #1 wb_dat_i[23:16];
                      mem[2] <= #1 wb_dat_i[15:08];
                      mem[3] <= #1 wb_dat_i[07:00];
                    end
        default  :                                                      // long
                    begin
                      mem[0] <= #1 8'hxx;
                      mem[1] <= #1 8'hxx;
                      mem[2] <= #1 8'hxx;
                      mem[3] <= #1 8'hxx;
                    end
      endcase
    end
end
 
 
 
assign input_data = {mem[0], mem[1], mem[2], mem[3]};
 
 
// Fifo counter and empty/full detection
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    fifo_cnt <= #1 3'h0;
  else if (update_dr_i)
    fifo_cnt <= #1 3'h0;
  else if (wb_end_tck && (!wb_end_tck_q) && (!latch_data) && (!fifo_full))  // incrementing
    begin
      case (acc_type)  // synthesis parallel_case
        `DBG_WB_READ8 : fifo_cnt <= #1 fifo_cnt + 1'd1;
        `DBG_WB_READ16: fifo_cnt <= #1 fifo_cnt + 2'd2;
        `DBG_WB_READ32: fifo_cnt <= #1 fifo_cnt + 3'd4;
        default:        fifo_cnt <= #1 3'bxxx;
      endcase
    end
  else if (!(wb_end_tck && (!wb_end_tck_q)) && latch_data && (!fifo_empty))  // decrementing
    begin
      case (acc_type)  // synthesis parallel_case
        `DBG_WB_READ8 : fifo_cnt <= #1 fifo_cnt - 1'd1;
        `DBG_WB_READ16: fifo_cnt <= #1 fifo_cnt - 2'd2;
        `DBG_WB_READ32: fifo_cnt <= #1 fifo_cnt - 3'd4;
        default:        fifo_cnt <= #1 3'bxxx;
      endcase
    end
end
 
 
assign fifo_full  = fifo_cnt == 3'h4;
assign fifo_empty = fifo_cnt == 3'h0;
 
 
// TDO multiplexer
always @ (pause_dr_i or busy_tck or crc_cnt_end or crc_cnt_end_q or curr_cmd_wr_comm or
          curr_cmd_rd_comm or curr_cmd_go or acc_type_write or acc_type_read or crc_match_i
          or data_cnt_end or dr or data_cnt_end_q or crc_match_reg or status_cnt_en or status
          or addr_len_cnt_end or addr_len_cnt_end_q)
begin
  if (pause_dr_i)
    begin
    tdo_o = busy_tck;
    end
  else if (crc_cnt_end && (!crc_cnt_end_q) && (curr_cmd_wr_comm || curr_cmd_go && acc_type_write ))
    begin
      tdo_o = ~crc_match_i;
    end
  else if (curr_cmd_go && acc_type_read && crc_cnt_end && (!data_cnt_end))
    begin
      tdo_o = dr[31];
    end
  else if (curr_cmd_go && acc_type_read && data_cnt_end && (!data_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
    end
  else if (curr_cmd_rd_comm && addr_len_cnt_end && (!addr_len_cnt_end_q))
    begin
      tdo_o = ~crc_match_reg;
    end
  else if (curr_cmd_rd_comm && crc_cnt_end && (!addr_len_cnt_end))
    begin
      tdo_o = dr[`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN -1];
    end
  else if (status_cnt_en)
    begin
      tdo_o = status[3];
    end
  else
    begin
      tdo_o = 1'b0;
    end
end
 
// Status register
always @ (posedge tck_i or posedge rst_i)
begin
  if (rst_i)
    begin
    status <= #1 {`DBG_WB_STATUS_LEN{1'b0}};
    end
  else if(crc_cnt_end && (!crc_cnt_end_q) && (!(curr_cmd_go && acc_type_read)))
    begin
    status <= #1 {1'b0, wb_error_tck, wb_overrun_tck, crc_match_i};
    end
  else if (data_cnt_end && (!data_cnt_end_q) && curr_cmd_go && acc_type_read)
    begin
    status <= #1 {1'b0, wb_error_tck, underrun_tck, crc_match_reg};
    end
  else if (addr_len_cnt_end && (!addr_len_cnt_end) && curr_cmd_rd_comm)
    begin
    status <= #1 {1'b0, 1'b0, 1'b0, crc_match_reg};
    end
  else if (shift_dr_i && (!status_cnt_end))
    begin
    status <= #1 {status[`DBG_WB_STATUS_LEN -2:0], status[`DBG_WB_STATUS_LEN -1]};
    end
end
// Following status is shifted out (MSB first):
// 3. bit:          1 if crc is OK, else 0
// 2. bit:          1'b0
// 1. bit:          1 if WB error occured, else 0
// 0. bit:          1 if overrun occured during write (data couldn't be written fast enough)
//                    or underrun occured during read (data couldn't be read fast enough)
 
 
endmodule
 

Line No.	Rev	Author	Line
1	82	mohor	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// dbg_wb.v ////`
4			`//// ////`
5			`//// ////`
6	139	igorm	`//// This file is part of the SoC Debug Interface. ////`
7	82	mohor	`//// http://www.opencores.org/projects/DebugInterface/ ////`
8			`//// ////`
9			`//// Author(s): ////`
10			`//// Igor Mohor (igorm@opencores.org) ////`
11			`//// ////`
12			`//// ////`
13			`//// All additional information is avaliable in the README.txt ////`
14			`//// file. ////`
15			`//// ////`
16			`//////////////////////////////////////////////////////////////////////`
17			`//// ////`
18	138	igorm	`//// Copyright (C) 2000 - 2004 Authors ////`
19	82	mohor	`//// ////`
20			`//// This source file may be used and distributed without ////`
21			`//// restriction provided that this copyright statement is not ////`
22			`//// removed from the file and that any derivative work contains ////`
23			`//// the original copyright notice and the associated disclaimer. ////`
24			`//// ////`
25			`//// This source file is free software; you can redistribute it ////`
26			`//// and/or modify it under the terms of the GNU Lesser General ////`
27			`//// Public License as published by the Free Software Foundation; ////`
28			`//// either version 2.1 of the License, or (at your option) any ////`
29			`//// later version. ////`
30			`//// ////`
31			`//// This source is distributed in the hope that it will be ////`
32			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
33			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
34			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
35			`//// details. ////`
36			`//// ////`
37			`//// You should have received a copy of the GNU Lesser General ////`
38			`//// Public License along with this source; if not, download it ////`
39			`//// from http://www.opencores.org/lgpl.shtml ////`
40			`//// ////`
41			`//////////////////////////////////////////////////////////////////////`
42			`//`
43			`// CVS Revision History`
44			`//`
45			`// $Log: not supported by cvs2svn $`
46	146	igorm	`// Revision 1.22 2004/04/01 11:56:59 igorm`
47			`// Port names and defines for the supported CPUs changed.`
48			`//`
49	144	igorm	`// Revision 1.21 2004/03/31 14:34:09 igorm`
50			`// data_cnt_lim length changed to reduce number of warnings.`
51			`//`
52	141	igorm	`// Revision 1.20 2004/03/28 20:27:02 igorm`
53			`// New release of the debug interface (3rd. release).`
54			`//`
55	139	igorm	`// Revision 1.19 2004/03/22 16:35:46 igorm`
56			`// Temp version before changing dbg interface.`
57			`//`
58	138	igorm	`// Revision 1.18 2004/01/25 14:04:18 mohor`
59			`// All flipflops are reset.`
60			`//`
61	123	mohor	`// Revision 1.17 2004/01/22 13:58:53 mohor`
62			`// Port signals are all set to zero after reset.`
63			`//`
64	121	mohor	`// Revision 1.16 2004/01/19 07:32:41 simons`
65			`// Reset values width added because of FV, a good sentence changed because some tools can not handle it.`
66			`//`
67	108	simons	`// Revision 1.15 2004/01/17 18:01:24 mohor`
68			`// New version.`
69			`//`
70	102	mohor	`// Revision 1.14 2004/01/16 14:51:33 mohor`
71			`// cpu registers added.`
72			`//`
73	99	mohor	`// Revision 1.13 2004/01/15 12:09:43 mohor`
74			`// Working.`
75			`//`
76	97	mohor	`// Revision 1.12 2004/01/14 22:59:18 mohor`
77			`// Temp version.`
78			`//`
79	95	mohor	`// Revision 1.11 2004/01/14 12:29:40 mohor`
80			`// temp version. Resets will be changed in next version.`
81			`//`
82	94	mohor	`// Revision 1.10 2004/01/13 11:28:14 mohor`
83			`// tmp version.`
84			`//`
85	93	mohor	`// Revision 1.9 2004/01/10 07:50:24 mohor`
86			`// temp version.`
87			`//`
88	92	mohor	`// Revision 1.8 2004/01/09 12:48:44 mohor`
89			`// tmp version.`
90			`//`
91	91	mohor	`// Revision 1.7 2004/01/08 17:53:36 mohor`
92			`// tmp version.`
93			`//`
94	90	mohor	`// Revision 1.6 2004/01/07 11:58:56 mohor`
95			`// temp4 version.`
96			`//`
97	89	mohor	`// Revision 1.5 2004/01/06 17:15:19 mohor`
98			`// temp3 version.`
99			`//`
100	88	mohor	`// Revision 1.4 2004/01/05 12:16:00 mohor`
101			`// tmp2 version.`
102			`//`
103	87	mohor	`// Revision 1.3 2003/12/23 16:22:46 mohor`
104			`// Tmp version.`
105			`//`
106	86	mohor	`// Revision 1.2 2003/12/23 15:26:26 mohor`
107			`// Small fix.`
108			`//`
109	83	mohor	`// Revision 1.1 2003/12/23 15:09:04 mohor`
110			`// New directory structure. New version of the debug interface.`
111	82	mohor	`//`
112			`//`
113	83	mohor	`//`
114	82	mohor
115			`// synopsys translate_off`
116			`include "timescale.v"
117			`// synopsys translate_on`
118			`include "dbg_wb_defines.v"
119
120			`// Top module`
121			`module dbg_wb(`
122			`// JTAG signals`
123			`tck_i,`
124			`tdi_i,`
125			`tdo_o,`
126
127			`// TAP states`
128			`shift_dr_i,`
129			`pause_dr_i,`
130			`update_dr_i,`
131
132			`wishbone_ce_i,`
133			`crc_match_i,`
134			`crc_en_o,`
135			`shift_crc_o,`
136	95	mohor	`rst_i,`
137	82	mohor
138			`// WISHBONE common signals`
139	95	mohor	`wb_clk_i,`
140	82	mohor
141			`// WISHBONE master interface`
142			`wb_adr_o, wb_dat_o, wb_dat_i, wb_cyc_o, wb_stb_o, wb_sel_o,`
143			`wb_we_o, wb_ack_i, wb_cab_o, wb_err_i, wb_cti_o, wb_bte_o`
144
145			`);`
146
147			`// JTAG signals`
148	97	mohor	`input tck_i;`
149			`input tdi_i;`
150			`output tdo_o;`
151	82	mohor
152			`// TAP states`
153	97	mohor	`input shift_dr_i;`
154			`input pause_dr_i;`
155			`input update_dr_i;`
156	82	mohor
157	97	mohor	`input wishbone_ce_i;`
158			`input crc_match_i;`
159			`output crc_en_o;`
160			`output shift_crc_o;`
161			`input rst_i;`
162	82	mohor	`// WISHBONE common signals`
163	97	mohor	`input wb_clk_i;`
164	82	mohor
165			`// WISHBONE master interface`
166			`output [31:0] wb_adr_o;`
167			`output [31:0] wb_dat_o;`
168			`input [31:0] wb_dat_i;`
169			`output wb_cyc_o;`
170			`output wb_stb_o;`
171			`output [3:0] wb_sel_o;`
172			`output wb_we_o;`
173			`input wb_ack_i;`
174			`output wb_cab_o;`
175			`input wb_err_i;`
176			`output [2:0] wb_cti_o;`
177			`output [1:0] wb_bte_o;`
178
179			`reg wb_cyc_o;`
180
181			`reg tdo_o;`
182
183	139	igorm	`reg [31:0] wb_dat_tmp, wb_dat_dsff;`
184			`reg [31:0] wb_adr_dsff;`
185			`reg [3:0] wb_sel_dsff;`
186			`reg wb_we_dsff;`
187			reg [`DBG_WB_DR_LEN -1 :0] dr;
188	88	mohor	`wire enable;`
189	90	mohor	`wire cmd_cnt_en;`
190	138	igorm	reg [`DBG_WB_CMD_CNT_WIDTH -1:0] cmd_cnt;
191	88	mohor	`wire cmd_cnt_end;`
192			`reg cmd_cnt_end_q;`
193	139	igorm	`reg addr_len_cnt_en;`
194	88	mohor	`reg [5:0] addr_len_cnt;`
195			`wire addr_len_cnt_end;`
196	139	igorm	`reg addr_len_cnt_end_q;`
197			`reg crc_cnt_en;`
198			reg [`DBG_WB_CRC_CNT_WIDTH -1:0] crc_cnt;
199	88	mohor	`wire crc_cnt_end;`
200			`reg crc_cnt_end_q;`
201	139	igorm	`reg data_cnt_en;`
202			reg [`DBG_WB_DATA_CNT_WIDTH:0] data_cnt;
203	141	igorm	reg [`DBG_WB_DATA_CNT_LIM_WIDTH:0] data_cnt_limit;
204	88	mohor	`wire data_cnt_end;`
205	90	mohor	`reg data_cnt_end_q;`
206	82	mohor
207	90	mohor	`reg crc_match_reg;`
208	82	mohor
209	139	igorm	reg [`DBG_WB_ACC_TYPE_LEN -1:0] acc_type;
210			reg [`DBG_WB_ADR_LEN -1:0] adr;
211			reg [`DBG_WB_LEN_LEN -1:0] len;
212			reg [`DBG_WB_LEN_LEN:0] len_var;
213	92	mohor	`reg start_rd_tck;`
214	97	mohor	`reg rd_tck_started;`
215	139	igorm	`reg start_rd_csff;`
216	92	mohor	`reg start_wb_rd;`
217			`reg start_wb_rd_q;`
218			`reg start_wr_tck;`
219	139	igorm	`reg start_wr_csff;`
220	92	mohor	`reg start_wb_wr;`
221			`reg start_wb_wr_q;`
222	88	mohor
223	139	igorm	`reg status_cnt_en;`
224	92	mohor	`wire status_cnt_end;`
225	89	mohor
226	92	mohor	`wire byte, half, long;`
227			`reg byte_q, half_q, long_q;`
228	90	mohor
229	139	igorm	reg [`DBG_WB_STATUS_CNT_WIDTH -1:0] status_cnt;
230	90	mohor
231	138	igorm	reg [`DBG_WB_STATUS_LEN -1:0] status;
232	92	mohor
233	139	igorm	`reg wb_error, wb_error_csff, wb_error_tck;`
234			`reg wb_overrun, wb_overrun_csff, wb_overrun_tck;`
235	97	mohor	`reg underrun_tck;`
236	92	mohor
237	97	mohor	`reg busy_wb;`
238			`reg busy_tck;`
239			`reg wb_end;`
240			`reg wb_end_rst;`
241	139	igorm	`reg wb_end_rst_csff;`
242			`reg wb_end_csff;`
243	97	mohor	`reg wb_end_tck, wb_end_tck_q;`
244	139	igorm	`reg busy_csff;`
245	97	mohor	`reg latch_data;`
246	139	igorm	`reg update_dr_csff, update_dr_wb;`
247	92	mohor
248	139	igorm	`reg set_addr, set_addr_csff, set_addr_wb, set_addr_wb_q;`
249	97	mohor	`wire [31:0] input_data;`
250	92	mohor
251	97	mohor	`wire len_eq_0;`
252			`wire crc_cnt_31;`
253	93	mohor
254	97	mohor	`reg [1:0] ptr;`
255			`reg [2:0] fifo_cnt;`
256			`wire fifo_full;`
257			`wire fifo_empty;`
258	146	igorm	`reg [7:0] mem [0:3];`
259	139	igorm	`reg [2:0] mem_ptr_dsff;`
260			`reg wishbone_ce_csff;`
261			`reg mem_ptr_init;`
262			reg [`DBG_WB_CMD_LEN -1: 0] curr_cmd;
263			`wire curr_cmd_go;`
264			`reg curr_cmd_go_q;`
265			`wire curr_cmd_wr_comm;`
266			`wire curr_cmd_rd_comm;`
267			`wire acc_type_read;`
268			`wire acc_type_write;`
269			`wire acc_type_8bit;`
270			`wire acc_type_16bit;`
271			`wire acc_type_32bit;`
272	97	mohor
273
274	82	mohor	`assign enable = wishbone_ce_i & shift_dr_i;`
275	90	mohor	`assign crc_en_o = enable & crc_cnt_end & (~status_cnt_end);`
276	89	mohor	`assign shift_crc_o = enable & status_cnt_end; // Signals dbg module to shift out the CRC`
277	82	mohor
278	139	igorm	assign curr_cmd_go = (curr_cmd == `DBG_WB_GO) && cmd_cnt_end;
279			assign curr_cmd_wr_comm = (curr_cmd == `DBG_WB_WR_COMM) && cmd_cnt_end;
280			assign curr_cmd_rd_comm = (curr_cmd == `DBG_WB_RD_COMM) && cmd_cnt_end;
281	82	mohor
282	139	igorm	assign acc_type_read = (acc_type == `DBG_WB_READ8 \|\| acc_type == `DBG_WB_READ16 \|\| acc_type == `DBG_WB_READ32);
283			assign acc_type_write = (acc_type == `DBG_WB_WRITE8 \|\| acc_type == `DBG_WB_WRITE16 \|\| acc_type == `DBG_WB_WRITE32);
284
285			assign acc_type_8bit = (acc_type == `DBG_WB_READ8 \|\| acc_type == `DBG_WB_WRITE8);
286			assign acc_type_16bit = (acc_type == `DBG_WB_READ16 \|\| acc_type == `DBG_WB_WRITE16);
287			assign acc_type_32bit = (acc_type == `DBG_WB_READ32 \|\| acc_type == `DBG_WB_WRITE32);
288
289
290			`// Selecting where to take the data from`
291	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
292	82	mohor	`begin`
293	123	mohor	`if (rst_i)`
294	93	mohor	`ptr <= #1 2'h0;`
295	123	mohor	`else if (update_dr_i)`
296			`ptr <= #1 2'h0;`
297	139	igorm	`else if (curr_cmd_go && acc_type_read && crc_cnt_31) // first latch`
298	93	mohor	`ptr <= #1 ptr + 1'b1;`
299	139	igorm	`else if (curr_cmd_go && acc_type_read && byte && (!byte_q))`
300	93	mohor	`ptr <= ptr + 1'd1;`
301			`end`
302	139	igorm
303	93	mohor
304	97	mohor	`// Shift register for shifting in and out the data`
305	121	mohor	`always @ (posedge tck_i or posedge rst_i)`
306	93	mohor	`begin`
307	121	mohor	`if (rst_i)`
308	90	mohor	`begin`
309	121	mohor	`latch_data <= #1 1'b0;`
310	139	igorm	dr <= #1 {`DBG_WB_DR_LEN{1'b0}};
311	121	mohor	`end`
312	139	igorm	`else if (curr_cmd_rd_comm && crc_cnt_31) // Latching data (from iternal regs)`
313	121	mohor	`begin`
314	139	igorm	dr[`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN -1:0] <= #1 {acc_type, adr, len};
315			`end`
316			`else if (acc_type_read && curr_cmd_go && crc_cnt_31) // Latchind first data (from WB)`
317			`begin`
318	93	mohor	`dr[31:0] <= #1 input_data[31:0];`
319	97	mohor	`latch_data <= #1 1'b1;`
320	93	mohor	`end`
321	139	igorm	`else if (acc_type_read && curr_cmd_go && crc_cnt_end) // Latching data (from WB)`
322	93	mohor	`begin`
323	146	igorm	if (acc_type == `DBG_WB_READ8)
324			`begin`
325			`if(byte & (~byte_q))`
326			`begin`
327			`case (ptr) // synthesis parallel_case`
328			`2'b00 : dr[31:24] <= #1 input_data[31:24];`
329			`2'b01 : dr[31:24] <= #1 input_data[23:16];`
330			`2'b10 : dr[31:24] <= #1 input_data[15:8];`
331			`2'b11 : dr[31:24] <= #1 input_data[7:0];`
332			`endcase`
333			`latch_data <= #1 1'b1;`
334			`end`
335			`else`
336			`begin`
337			`dr[31:24] <= #1 {dr[30:24], 1'b0};`
338			`latch_data <= #1 1'b0;`
339			`end`
340			`end`
341			else if (acc_type == `DBG_WB_READ16)
342			`begin`
343			`if(half & (~half_q))`
344			`begin`
345			`if (ptr[1])`
346			`dr[31:16] <= #1 input_data[15:0];`
347			`else`
348			`dr[31:16] <= #1 input_data[31:16];`
349			`latch_data <= #1 1'b1;`
350			`end`
351			`else`
352			`begin`
353			`dr[31:16] <= #1 {dr[30:16], 1'b0};`
354			`latch_data <= #1 1'b0;`
355			`end`
356			`end`
357			else if (acc_type == `DBG_WB_READ32)
358			`begin`
359			`if(long & (~long_q))`
360			`begin`
361			`dr[31:0] <= #1 input_data[31:0];`
362			`latch_data <= #1 1'b1;`
363			`end`
364			`else`
365			`begin`
366			`dr[31:0] <= #1 {dr[30:0], 1'b0};`
367			`latch_data <= #1 1'b0;`
368			`end`
369			`end`
370	90	mohor	`end`
371	139	igorm	`else if (enable && (!addr_len_cnt_end))`
372	92	mohor	`begin`
373	139	igorm	dr <= #1 {dr[`DBG_WB_DR_LEN -2:0], tdi_i};
374	92	mohor	`end`
375	82	mohor	`end`
376
377
378	139	igorm
379	90	mohor	`assign cmd_cnt_en = enable & (~cmd_cnt_end);`
380	88	mohor
381	97	mohor
382			`// Command counter`
383	95	mohor	`always @ (posedge tck_i or posedge rst_i)`
384	82	mohor	`begin`
385	95	mohor	`if (rst_i)`
386	138	igorm	cmd_cnt <= #1 {`DBG_WB_CMD_CNT_WIDTH{1'b0}};
387	82	mohor	`else if (update_dr_i)`
388	138	igorm	cmd_cnt <= #1 {`DBG_WB_CMD_CNT_WIDTH{1'b0}};
389	90	mohor	`else if (cmd_cnt_en)`
390	87	mohor	`cmd_cnt <= #1 cmd_cnt + 1'b1;`
391	82	mohor	`end`
392
393
394	139	igorm	`// Assigning current command`
395	95	mohor	`always @ (posedge tck_i or posedge rst_i)`
396	87	mohor	`begin`
397	95	mohor	`if (rst_i)`
398	139	igorm	curr_cmd <= #1 {`DBG_WB_CMD_LEN{1'b0}};
399	88	mohor	`else if (update_dr_i)`
400	139	igorm	curr_cmd <= #1 {`DBG_WB_CMD_LEN{1'b0}};
401			else if (cmd_cnt == (`DBG_WB_CMD_LEN -1))
402			curr_cmd <= #1 {dr[`DBG_WB_CMD_LEN-2 :0], tdi_i};
403	88	mohor	`end`
404
405
406	139	igorm	`// Assigning current command`
407	95	mohor	`always @ (posedge tck_i or posedge rst_i)`
408	88	mohor	`begin`
409	95	mohor	`if (rst_i)`
410	139	igorm	`curr_cmd_go_q <= #1 1'b0;`
411			`else`
412			`curr_cmd_go_q <= #1 curr_cmd_go;`
413	87	mohor	`end`
414	82	mohor
415	87	mohor
416	139	igorm	`always @ (enable or cmd_cnt_end or addr_len_cnt_end or curr_cmd_wr_comm or curr_cmd_rd_comm or crc_cnt_end)`
417	88	mohor	`begin`
418	139	igorm	`if (enable && (!addr_len_cnt_end))`
419	123	mohor	`begin`
420	139	igorm	`if (cmd_cnt_end && curr_cmd_wr_comm)`
421			`addr_len_cnt_en = 1'b1;`
422			`else if (crc_cnt_end && curr_cmd_rd_comm)`
423			`addr_len_cnt_en = 1'b1;`
424			`else`
425			`addr_len_cnt_en = 1'b0;`
426	123	mohor	`end`
427			`else`
428	139	igorm	`addr_len_cnt_en = 1'b0;`
429	88	mohor	`end`
430
431
432	139	igorm	`// Address/length counter`
433	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
434	88	mohor	`begin`
435	123	mohor	`if (rst_i)`
436	139	igorm	`addr_len_cnt <= #1 6'h0;`
437	123	mohor	`else if (update_dr_i)`
438	139	igorm	`addr_len_cnt <= #1 6'h0;`
439			`else if (addr_len_cnt_en)`
440			`addr_len_cnt <= #1 addr_len_cnt + 1'b1;`
441			`end`
442
443
444			`always @ (enable or data_cnt_end or cmd_cnt_end or curr_cmd_go or acc_type_write or acc_type_read or crc_cnt_end)`
445			`begin`
446			`if (enable && (!data_cnt_end))`
447	123	mohor	`begin`
448	139	igorm	`if (cmd_cnt_end && curr_cmd_go && acc_type_write)`
449			`data_cnt_en = 1'b1;`
450			`else if (crc_cnt_end && curr_cmd_go && acc_type_read)`
451			`data_cnt_en = 1'b1;`
452			`else`
453			`data_cnt_en = 1'b0;`
454	123	mohor	`end`
455	139	igorm	`else`
456			`data_cnt_en = 1'b0;`
457	88	mohor	`end`
458
459
460	139	igorm	`// Data counter`
461	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
462	88	mohor	`begin`
463	123	mohor	`if (rst_i)`
464	139	igorm	data_cnt <= #1 {`DBG_WB_DATA_CNT_WIDTH{1'b0}};
465			`else if (update_dr_i)`
466			data_cnt <= #1 {`DBG_WB_DATA_CNT_WIDTH{1'b0}};
467			`else if (data_cnt_en)`
468			`data_cnt <= #1 data_cnt + 1'b1;`
469	88	mohor	`end`
470
471	94	mohor
472	88	mohor
473	97	mohor	`// Upper limit. Data counter counts until this value is reached.`
474	123	mohor	`always @ (posedge tck_i or posedge rst_i)`
475	94	mohor	`begin`
476	123	mohor	`if (rst_i)`
477	141	igorm	data_cnt_limit <= #1 {`DBG_WB_DATA_CNT_LIM_WIDTH{1'b0}};
478	123	mohor	`else if (update_dr_i)`
479	141	igorm	`data_cnt_limit <= #1 len + 1'b1;`
480	94	mohor	`end`
481	88	mohor
482	90	mohor
483	139	igorm	`always @ (enable or crc_cnt_end or curr_cmd_rd_comm or curr_cmd_wr_comm or curr_cmd_go or addr_len_cnt_end or data_cnt_end or acc_type_write or acc_type_read or cmd_cnt_end)`
484			`begin`
485			`if (enable && (!crc_cnt_end) && cmd_cnt_end)`
486			`begin`
487			`if (addr_len_cnt_end && curr_cmd_wr_comm)`
488			`crc_cnt_en = 1'b1;`
489			`else if (data_cnt_end && curr_cmd_go && acc_type_write)`
490			`crc_cnt_en = 1'b1;`
491			`else if (cmd_cnt_end && (curr_cmd_go && acc_type_read \|\| curr_cmd_rd_comm))`
492			`crc_cnt_en = 1'b1;`
493			`else`
494			`crc_cnt_en = 1'b0;`
495			`end`
496			`else`
497			`crc_cnt_en = 1'b0;`
498			`end`
499	94	mohor
500	97	mohor

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_wb.v] - Blame information for rev 146