OpenCores
URL https://opencores.org/ocsvn/dds_synthesizer/dds_synthesizer/trunk

Subversion Repositories dds_synthesizer

[/] [dds_synthesizer/] [trunk/] [sim/] [dds_synthesizer.cr.mti] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 plutonium
../VHDL/sine_lut/sine_lut_14_x_16.vhd {1 {vcom -work work -2002 -explicit ../VHDL/sine_lut/sine_lut_14_x_16.vhd
2
Model Technology ModelSim ALTERA vcom 6.0c Compiler 2005.02 Feb  3 2005
3
-- Loading package standard
4
-- Loading package std_logic_1164
5
-- Loading package std_logic_arith
6
-- Loading package std_logic_signed
7
-- Compiling package sine_lut_pkg
8
-- Compiling package body sine_lut_pkg
9
-- Loading package sine_lut_pkg
10
 
11
} {} {}} ../VHDL/dds_synthesizer_tb.vhd {1 {vcom -work work -2002 -explicit ../VHDL/dds_synthesizer_tb.vhd
12
Model Technology ModelSim ALTERA vcom 6.0c Compiler 2005.02 Feb  3 2005
13
-- Loading package standard
14
-- Loading package std_logic_1164
15
-- Loading package std_logic_arith
16
-- Loading package std_logic_unsigned
17
-- Loading package std_logic_signed
18
-- Loading package sine_lut_pkg
19
-- Loading package dds_synthesizer_pkg
20
-- Compiling entity dds_synthesizer_tb
21
-- Compiling architecture dds_synthesizer_tb_arch of dds_synthesizer_tb
22
 
23
} {} {}} ../VHDL/dds_synthesizer_pkg.vhd {1 {vcom -work work -2002 -explicit ../VHDL/dds_synthesizer_pkg.vhd
24
Model Technology ModelSim ALTERA vcom 6.0c Compiler 2005.02 Feb  3 2005
25
-- Loading package standard
26
-- Loading package std_logic_1164
27
-- Loading package std_logic_arith
28
-- Loading package std_logic_unsigned
29
-- Loading package sine_lut_pkg
30
-- Compiling package dds_synthesizer_pkg
31
-- Compiling package body dds_synthesizer_pkg
32
-- Loading package dds_synthesizer_pkg
33
-- Compiling entity dds_synthesizer
34
-- Compiling architecture dds_synthesizer_arch of dds_synthesizer
35
 
36
} {} {}} G:/svn/PLDWORK/LIB/dds_synthesizer/VHDL/sine_lut/sine_14_x_16_pkg.vhd {1 {vcom -work work -2002 -explicit G:/svn/PLDWORK/LIB/dds_synthesizer/VHDL/sine_lut/sine_14_x_16_pkg.vhd
37
Model Technology ModelSim ALTERA vcom 6.0c Compiler 2005.02 Feb  3 2005
38
-- Loading package standard
39
-- Loading package std_logic_1164
40
-- Loading package std_logic_arith
41
-- Loading package std_logic_unsigned
42
-- Compiling package sine_lut_pkg
43
-- Compiling package body sine_lut_pkg
44
-- Loading package sine_lut_pkg
45
 
46
} {} {}}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.