OpenCores
URL https://opencores.org/ocsvn/debouncer_vhdl/debouncer_vhdl/trunk

Subversion Repositories debouncer_vhdl

[/] [debouncer_vhdl/] [trunk/] [bench/] [debounce_atlys_top.twr] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jdoin
--------------------------------------------------------------------------------
2
Release 13.1 Trace  (nt)
3
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
4
 
5
C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
6
3 -fastpaths -xml debounce_atlys_top.twx debounce_atlys_top.ncd -o
7
debounce_atlys_top.twr debounce_atlys_top.pcf -ucf debounce_atlys.ucf
8
 
9
Design file:              debounce_atlys_top.ncd
10
Physical constraint file: debounce_atlys_top.pcf
11
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.18 2011-04-07)
12
Report level:             verbose report
13
 
14
Environment Variable      Effect
15
--------------------      ------
16
NONE                      No environment variables were set
17
--------------------------------------------------------------------------------
18
 
19
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
20
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
21
   option. All paths that are not constrained will be reported in the
22
   unconstrained paths section(s) of the report.
23
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
24
   a 50 Ohm transmission line loading model.  For the details of this model,
25
   and for more information on accounting for different loading conditions,
26
   please see the device datasheet.
27
 
28
 
29
 
30
Data Sheet report:
31
-----------------
32
All values displayed in nanoseconds (ns)
33
 
34
Setup/Hold to clock gclk_i
35
------------+------------+------------+------------+------------+------------------+--------+
36
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
37
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
38
------------+------------+------------+------------+------------+------------------+--------+
39 7 jdoin
sw_i<0>     |    4.897(R)|      SLOW  |   -2.640(R)|      FAST  |gclk_i_BUFGP      |   0.000|
40
sw_i<1>     |    5.976(R)|      SLOW  |   -3.369(R)|      FAST  |gclk_i_BUFGP      |   0.000|
41
sw_i<2>     |    6.081(R)|      SLOW  |   -3.407(R)|      FAST  |gclk_i_BUFGP      |   0.000|
42
sw_i<3>     |    5.313(R)|      SLOW  |   -2.891(R)|      FAST  |gclk_i_BUFGP      |   0.000|
43
sw_i<4>     |    2.578(R)|      SLOW  |   -1.340(R)|      SLOW  |gclk_i_BUFGP      |   0.000|
44
sw_i<5>     |    3.922(R)|      SLOW  |   -2.152(R)|      FAST  |gclk_i_BUFGP      |   0.000|
45
sw_i<6>     |    3.293(R)|      SLOW  |   -1.813(R)|      FAST  |gclk_i_BUFGP      |   0.000|
46 6 jdoin
------------+------------+------------+------------+------------+------------------+--------+
47
 
48
Clock gclk_i to Pad
49
------------+-----------------+------------+-----------------+------------+------------------+--------+
50
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
51
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
52
------------+-----------------+------------+-----------------+------------+------------------+--------+
53 7 jdoin
dbg_o<7>    |        11.316(R)|      SLOW  |         4.892(R)|      FAST  |gclk_i_BUFGP      |   0.000|
54
dbg_o<8>    |        11.472(R)|      SLOW  |         4.944(R)|      FAST  |gclk_i_BUFGP      |   0.000|
55
dbg_o<9>    |        11.204(R)|      SLOW  |         4.794(R)|      FAST  |gclk_i_BUFGP      |   0.000|
56
dbg_o<10>   |        11.504(R)|      SLOW  |         4.993(R)|      FAST  |gclk_i_BUFGP      |   0.000|
57
dbg_o<11>   |        11.865(R)|      SLOW  |         5.220(R)|      FAST  |gclk_i_BUFGP      |   0.000|
58
dbg_o<12>   |        12.635(R)|      SLOW  |         5.653(R)|      FAST  |gclk_i_BUFGP      |   0.000|
59
dbg_o<13>   |        12.428(R)|      SLOW  |         5.522(R)|      FAST  |gclk_i_BUFGP      |   0.000|
60
dbg_o<14>   |        13.576(R)|      SLOW  |         6.221(R)|      FAST  |gclk_i_BUFGP      |   0.000|
61
led_o<0>    |         9.204(R)|      SLOW  |         3.688(R)|      FAST  |gclk_i_BUFGP      |   0.000|
62
led_o<1>    |         9.148(R)|      SLOW  |         3.672(R)|      FAST  |gclk_i_BUFGP      |   0.000|
63
led_o<2>    |         9.367(R)|      SLOW  |         3.814(R)|      FAST  |gclk_i_BUFGP      |   0.000|
64
led_o<3>    |         9.812(R)|      SLOW  |         4.033(R)|      FAST  |gclk_i_BUFGP      |   0.000|
65
led_o<4>    |        10.245(R)|      SLOW  |         4.270(R)|      FAST  |gclk_i_BUFGP      |   0.000|
66
led_o<5>    |        16.830(R)|      SLOW  |         8.118(R)|      FAST  |gclk_i_BUFGP      |   0.000|
67
led_o<6>    |        11.879(R)|      SLOW  |         5.161(R)|      FAST  |gclk_i_BUFGP      |   0.000|
68 6 jdoin
------------+-----------------+------------+-----------------+------------+------------------+--------+
69
 
70
Clock to Setup on destination clock gclk_i
71
---------------+---------+---------+---------+---------+
72
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
73
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
74
---------------+---------+---------+---------+---------+
75 7 jdoin
gclk_i         |    4.423|         |         |         |
76 6 jdoin
---------------+---------+---------+---------+---------+
77
 
78
Pad to Pad
79
---------------+---------------+---------+
80
Source Pad     |Destination Pad|  Delay  |
81
---------------+---------------+---------+
82 7 jdoin
sw_i<0>        |dbg_o<0>       |   15.462|
83
sw_i<1>        |dbg_o<1>       |   16.552|
84
sw_i<2>        |dbg_o<2>       |   16.755|
85 6 jdoin
sw_i<3>        |dbg_o<3>       |    9.229|
86 7 jdoin
sw_i<4>        |dbg_o<4>       |    7.978|
87
sw_i<5>        |dbg_o<5>       |    8.889|
88
sw_i<6>        |dbg_o<6>       |    9.058|
89 6 jdoin
---------------+---------------+---------+
90
 
91
 
92 8 jdoin
Analysis completed Mon Aug 15 23:25:54 2011
93 6 jdoin
--------------------------------------------------------------------------------
94
 
95
Trace Settings:
96
-------------------------
97
Trace Settings
98
 
99 8 jdoin
Peak Memory Usage: 179 MB
100 6 jdoin
 
101
 
102
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.