| 1 |
207 |
fellnhofer |
##############################################################
|
| 2 |
|
|
#
|
| 3 |
|
|
# Xilinx Core Generator version J.36
|
| 4 |
|
|
# Date: Mon Jan 28 19:09:12 2008
|
| 5 |
|
|
#
|
| 6 |
|
|
##############################################################
|
| 7 |
|
|
#
|
| 8 |
|
|
# This file contains the customisation parameters for a
|
| 9 |
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
| 10 |
|
|
# that you do not manually alter this file as it may cause
|
| 11 |
|
|
# unexpected and unsupported behavior.
|
| 12 |
|
|
#
|
| 13 |
|
|
##############################################################
|
| 14 |
|
|
#
|
| 15 |
|
|
# BEGIN Project Options
|
| 16 |
|
|
SET addpads = False
|
| 17 |
|
|
SET asysymbol = False
|
| 18 |
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
| 19 |
|
|
SET createndf = False
|
| 20 |
|
|
SET designentry = VHDL
|
| 21 |
|
|
SET device = xc3s500e
|
| 22 |
|
|
SET devicefamily = spartan3e
|
| 23 |
|
|
SET flowvendor = Other
|
| 24 |
|
|
SET formalverification = False
|
| 25 |
|
|
SET foundationsym = False
|
| 26 |
|
|
SET implementationfiletype = Ngc
|
| 27 |
|
|
SET package = fg320
|
| 28 |
|
|
SET removerpms = False
|
| 29 |
|
|
SET simulationfiles = Behavioral
|
| 30 |
|
|
SET speedgrade = -4
|
| 31 |
|
|
SET verilogsim = False
|
| 32 |
|
|
SET vhdlsim = True
|
| 33 |
|
|
# END Project Options
|
| 34 |
|
|
# BEGIN Select
|
| 35 |
|
|
SELECT Dual_Port_Block_Memory family Xilinx,_Inc. 6.3
|
| 36 |
|
|
# END Select
|
| 37 |
|
|
# BEGIN Parameters
|
| 38 |
|
|
CSET coefficient_file=/home/andi/xilinx/rs232/vga/video_ram.coe
|
| 39 |
|
|
CSET component_name=video_ram
|
| 40 |
|
|
CSET configuration_port_a=Read_Only
|
| 41 |
|
|
CSET configuration_port_b=Write_Only
|
| 42 |
|
|
CSET depth_a=8192
|
| 43 |
|
|
CSET depth_b=8192
|
| 44 |
|
|
CSET disable_warning_messages=true
|
| 45 |
|
|
CSET global_init_value=0
|
| 46 |
|
|
CSET load_init_file=true
|
| 47 |
|
|
CSET port_a_active_clock_edge=Rising_Edge_Triggered
|
| 48 |
|
|
CSET port_a_additional_output_pipe_stages=0
|
| 49 |
|
|
CSET port_a_enable_pin=false
|
| 50 |
|
|
CSET port_a_enable_pin_polarity=Active_High
|
| 51 |
|
|
CSET port_a_handshaking_pins=false
|
| 52 |
|
|
CSET port_a_init_pin=false
|
| 53 |
|
|
CSET port_a_init_value=0
|
| 54 |
|
|
CSET port_a_initialization_pin_polarity=Active_High
|
| 55 |
|
|
CSET port_a_register_inputs=false
|
| 56 |
|
|
CSET port_a_write_enable_polarity=Active_High
|
| 57 |
|
|
CSET port_b_active_clock_edge=Rising_Edge_Triggered
|
| 58 |
|
|
CSET port_b_additional_output_pipe_stages=0
|
| 59 |
|
|
CSET port_b_enable_pin=false
|
| 60 |
|
|
CSET port_b_enable_pin_polarity=Active_High
|
| 61 |
|
|
CSET port_b_handshaking_pins=false
|
| 62 |
|
|
CSET port_b_init_pin=false
|
| 63 |
|
|
CSET port_b_init_value=0
|
| 64 |
|
|
CSET port_b_initialization_pin_polarity=Active_High
|
| 65 |
|
|
CSET port_b_register_inputs=false
|
| 66 |
|
|
CSET port_b_write_enable_polarity=Active_High
|
| 67 |
|
|
CSET primitive_selection=Optimize_For_Area
|
| 68 |
|
|
CSET select_primitive=16kx1
|
| 69 |
|
|
CSET width_a=8
|
| 70 |
|
|
CSET width_b=8
|
| 71 |
|
|
CSET write_mode_port_a=Read_After_Write
|
| 72 |
|
|
CSET write_mode_port_b=Read_After_Write
|
| 73 |
|
|
# END Parameters
|
| 74 |
|
|
GENERATE
|
| 75 |
|
|
# CRC: abce57
|
| 76 |
|
|
|
