URL
https://opencores.org/ocsvn/diogenes/diogenes/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
212 |
fellnhofer |
|
| 2 |
|
|
|
| 7 |
|
|
|
| 8 |
|
|
Logical network diogenes_cpu/pipestage2/rf/reg1/N1 has no load.
|
| 9 |
|
|
|
| 10 |
|
|
|
| 11 |
|
|
The above warning message base_net_load_rule is repeated 136 more times for the following (max. 5 shown):
|
| 12 |
|
|
diogenes_cpu/pipestage2/rf/reg1/N0,
|
| 13 |
|
|
diogenes_cpu/pipestage2/rf/reg1/BU2/qdpo<0>,
|
| 14 |
|
|
diogenes_cpu/pipestage2/rf/reg1/BU2/U0/gen_dp_ram.dpram_inst/qspo_int<31>,
|
| 15 |
|
|
diogenes_cpu/pipestage2/rf/reg1/BU2/U0/gen_dp_ram.dpram_inst/qspo_int<30>,
|
| 16 |
|
|
diogenes_cpu/pipestage2/rf/reg1/BU2/U0/gen_dp_ram.dpram_inst/qspo_int<29>
|
| 17 |
|
|
To see the details of these warning messages, please use the -detail switch.
|
| 18 |
|
|
|
| 19 |
|
|
|
| 20 |
|
|
No environment variables are currently set.
|
| 21 |
|
|
|
| 22 |
|
|
|
| 23 |
|
|
The following Virtex BUFG(s) is/are being retargeted to Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
|
| 24 |
|
|
BUFGP symbol "gclk_BUFGP" (output signal=gclk_BUFGP)
|
| 25 |
|
|
|
| 26 |
|
|
|
| 27 |
|
|
Net Timing constraints on signal gclk are pushed forward through input buffer.
|
| 28 |
|
|
|
| 29 |
|
|
|
| 30 |
|
|
Dangling pin <DOA14> on block:<diogenes_cpu/pipestage3/cdmem/B10/diogenes_cpu/pipestage3/cdmem/B10.A>:<RAMB16_RAMB16A>.
|
| 31 |
|
|
|
| 32 |
|
|
|
| 33 |
|
|
Dangling pin <DOA15> on block:<diogenes_cpu/pipestage3/cdmem/B10/diogenes_cpu/pipestage3/cdmem/B10.A>:<RAMB16_RAMB16A>.
|
| 34 |
|
|
|
| 35 |
|
|
|
| 36 |
|
|
|
| 37 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.