OpenCores
URL https://opencores.org/ocsvn/diogenes/diogenes/trunk

Subversion Repositories diogenes

[/] [diogenes/] [tags/] [initial/] [vhdl/] [cpu/] [_pace.ucf] - Blame information for rev 234

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 154 fellnhofer 
#NET "clk_in" TNM_NET = "clk_in";
2 
#TIMESPEC "TS_clk_in" = PERIOD "clk_in" 10 ns HIGH 50 %;
3 
#INST "clk_in_BUFGP" LOC = "BUFGMUX4"  ;
4 
#PACE: Start of Constraints generated by PACE
5 
 
6 
#PACE: Start of PACE I/O Pin Assignments
7 
NET "clk_in"  LOC = "P180"  ;
8 
NET "extaddr<0>"  LOC = "P178"  ;
9 
NET "extaddr<1>"  LOC = "P176"  ;
10 
NET "extaddr<2>"  LOC = "P175"  ;
11 
NET "extaddr<3>"  LOC = "P172"  ;
12 
NET "extaddr<4>"  LOC = "P171"  ;
13 
NET "extaddr<5>"  LOC = "P169"  ;
14 
NET "extaddr<6>"  LOC = "P168"  ;
15 
NET "extaddr<7>"  LOC = "P167"  ;
16 
NET "extdata<0>"  LOC = "P2"  ;
17 
NET "extdata<1>"  LOC = "P3"  ;
18 
NET "extdata<2>"  LOC = "P4"  ;
19 
NET "extdata<3>"  LOC = "P5"  ;
20 
NET "extdata<4>"  LOC = "P7"  ;
21 
NET "extdata<5>"  LOC = "P9"  ;
22 
NET "extdata<6>"  LOC = "P10"  ;
23 
NET "extdata<7>"  LOC = "P11"  ;
24 
NET "exten"  LOC = "P62"  ;
25 
NET "extwe"  LOC = "P61"  ;
26 
NET "reset_in"  LOC = "P183"  ;
27 
 
28 
#PACE: Start of PACE Area Constraints
29 
 
30 
#PACE: Start of PACE Prohibit Constraints
31 
 
32 
#PACE: End of Constraints generated by PACE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.