| 1 |
226 |
fellnhofer |
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
| 2 |
|
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
| 3 |
|
|
<TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
| 4 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
| 5 |
|
|
<TD COLSPAN='4'><B>RS232 Project Status</B></TD></TR>
|
| 6 |
|
|
<TR ALIGN=LEFT>
|
| 7 |
|
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
| 8 |
|
|
<TD>rs232.ise</TD>
|
| 9 |
|
|
<TD BGCOLOR='#FFFF99'><B>Current State:</B></TD>
|
| 10 |
|
|
<TD>Programming File Generated</TD>
|
| 11 |
|
|
</TR>
|
| 12 |
|
|
<TR ALIGN=LEFT>
|
| 13 |
|
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
| 14 |
|
|
<TD>mysio</TD>
|
| 15 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
| 16 |
|
|
<TD ALIGN=LEFT>No Errors</TD>
|
| 17 |
|
|
</TR>
|
| 18 |
|
|
<TR ALIGN=LEFT>
|
| 19 |
|
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
| 20 |
|
|
<TD>xc3s500e-4fg320</TD>
|
| 21 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
| 22 |
|
|
<TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/*.xmsgs'>70 Warnings</A></TD>
|
| 23 |
|
|
</TR>
|
| 24 |
|
|
<TR ALIGN=LEFT>
|
| 25 |
|
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD>
|
| 26 |
|
|
<TD>ISE 9.2i</TD>
|
| 27 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Updated:</B></LI></UL></TD>
|
| 28 |
|
|
<TD>Tue Jan 29 14:09:46 2008</TD>
|
| 29 |
|
|
</TR>
|
| 30 |
|
|
</TABLE>
|
| 31 |
|
|
|
| 32 |
|
|
|
| 33 |
|
|
|
| 34 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
| 35 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'><B>RS232 Partition Summary</B></TD></TR>
|
| 36 |
|
|
<TR><TD COLSPAN='4'>No partition information was found.</TD></TR>
|
| 37 |
|
|
</TABLE>
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
|
| 41 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
| 42 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='5'><B>Device Utilization Summary</B></TD></TR>
|
| 43 |
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
| 44 |
|
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD><B>Note(s)</B></TD>
|
| 45 |
|
|
</TR>
|
| 46 |
|
|
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total Number Slice Registers</B></TD>
|
| 47 |
|
|
<TD ALIGN=RIGHT>413</TD>
|
| 48 |
|
|
<TD ALIGN=RIGHT>9,312</TD>
|
| 49 |
|
|
<TD ALIGN=RIGHT>4%</TD>
|
| 50 |
|
|
<TD> </TD>
|
| 51 |
|
|
</TR>
|
| 52 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as Flip Flops</TD>
|
| 53 |
|
|
<TD ALIGN=RIGHT>397</TD>
|
| 54 |
|
|
<TD> </TD>
|
| 55 |
|
|
<TD> </TD>
|
| 56 |
|
|
<TD> </TD>
|
| 57 |
|
|
</TR>
|
| 58 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as Latches</TD>
|
| 59 |
|
|
<TD ALIGN=RIGHT>16</TD>
|
| 60 |
|
|
<TD> </TD>
|
| 61 |
|
|
<TD> </TD>
|
| 62 |
|
|
<TD> </TD>
|
| 63 |
|
|
</TR>
|
| 64 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
|
| 65 |
|
|
<TD ALIGN=RIGHT>1,263</TD>
|
| 66 |
|
|
<TD ALIGN=RIGHT>9,312</TD>
|
| 67 |
|
|
<TD ALIGN=RIGHT>13%</TD>
|
| 68 |
|
|
<TD> </TD>
|
| 69 |
|
|
</TR>
|
| 70 |
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
| 71 |
|
|
<TD ALIGN=LEFT><B>Logic Distribution </B></TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD>
|
| 72 |
|
|
</TR>
|
| 73 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
|
| 74 |
|
|
<TD ALIGN=RIGHT>784</TD>
|
| 75 |
|
|
<TD ALIGN=RIGHT>4,656</TD>
|
| 76 |
|
|
<TD ALIGN=RIGHT>16%</TD>
|
| 77 |
|
|
<TD> </TD>
|
| 78 |
|
|
</TR>
|
| 79 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD>
|
| 80 |
|
|
<TD ALIGN=RIGHT>784</TD>
|
| 81 |
|
|
<TD ALIGN=RIGHT>784</TD>
|
| 82 |
|
|
<TD ALIGN=RIGHT>100%</TD>
|
| 83 |
|
|
<TD> </TD>
|
| 84 |
|
|
</TR>
|
| 85 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD>
|
| 86 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
| 87 |
|
|
<TD ALIGN=RIGHT>784</TD>
|
| 88 |
|
|
<TD ALIGN=RIGHT>0%</TD>
|
| 89 |
|
|
<TD> </TD>
|
| 90 |
|
|
</TR>
|
| 91 |
|
|
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total Number of 4 input LUTs</B></TD>
|
| 92 |
|
|
<TD ALIGN=RIGHT>1,449</TD>
|
| 93 |
|
|
<TD ALIGN=RIGHT>9,312</TD>
|
| 94 |
|
|
<TD ALIGN=RIGHT>15%</TD>
|
| 95 |
|
|
<TD> </TD>
|
| 96 |
|
|
</TR>
|
| 97 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as logic</TD>
|
| 98 |
|
|
<TD ALIGN=RIGHT>1,263</TD>
|
| 99 |
|
|
<TD> </TD>
|
| 100 |
|
|
<TD> </TD>
|
| 101 |
|
|
<TD> </TD>
|
| 102 |
|
|
</TR>
|
| 103 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as a route-thru</TD>
|
| 104 |
|
|
<TD ALIGN=RIGHT>57</TD>
|
| 105 |
|
|
<TD> </TD>
|
| 106 |
|
|
<TD> </TD>
|
| 107 |
|
|
<TD> </TD>
|
| 108 |
|
|
</TR>
|
| 109 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used for Dual Port RAMs</TD>
|
| 110 |
|
|
<TD ALIGN=RIGHT>128</TD>
|
| 111 |
|
|
<TD> </TD>
|
| 112 |
|
|
<TD> </TD>
|
| 113 |
|
|
<TD> </TD>
|
| 114 |
|
|
</TR>
|
| 115 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as Shift registers</TD>
|
| 116 |
|
|
<TD ALIGN=RIGHT>1</TD>
|
| 117 |
|
|
<TD> </TD>
|
| 118 |
|
|
<TD> </TD>
|
| 119 |
|
|
<TD> </TD>
|
| 120 |
|
|
</TR>
|
| 121 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='mysio_map.mrp?&DataKey=IOBProperties'>IOBs</A></TD>
|
| 122 |
|
|
<TD ALIGN=RIGHT>35</TD>
|
| 123 |
|
|
<TD ALIGN=RIGHT>232</TD>
|
| 124 |
|
|
<TD ALIGN=RIGHT>15%</TD>
|
| 125 |
|
|
<TD> </TD>
|
| 126 |
|
|
</TR>
|
| 127 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> IOB Flip Flops</TD>
|
| 128 |
|
|
<TD ALIGN=RIGHT>21</TD>
|
| 129 |
|
|
<TD> </TD>
|
| 130 |
|
|
<TD> </TD>
|
| 131 |
|
|
<TD> </TD>
|
| 132 |
|
|
</TR>
|
| 133 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Block RAMs</TD>
|
| 134 |
|
|
<TD ALIGN=RIGHT>7</TD>
|
| 135 |
|
|
<TD ALIGN=RIGHT>20</TD>
|
| 136 |
|
|
<TD ALIGN=RIGHT>35%</TD>
|
| 137 |
|
|
<TD> </TD>
|
| 138 |
|
|
</TR>
|
| 139 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GCLKs</TD>
|
| 140 |
|
|
<TD ALIGN=RIGHT>1</TD>
|
| 141 |
|
|
<TD ALIGN=RIGHT>24</TD>
|
| 142 |
|
|
<TD ALIGN=RIGHT>4%</TD>
|
| 143 |
|
|
<TD> </TD>
|
| 144 |
|
|
</TR>
|
| 145 |
|
|
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total equivalent gate count for design</B></TD>
|
| 146 |
|
|
<TD ALIGN=RIGHT>479,243</TD>
|
| 147 |
|
|
<TD> </TD>
|
| 148 |
|
|
<TD> </TD>
|
| 149 |
|
|
<TD> </TD>
|
| 150 |
|
|
</TR>
|
| 151 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Additional JTAG gate count for IOBs</TD>
|
| 152 |
|
|
<TD ALIGN=RIGHT>1,680</TD>
|
| 153 |
|
|
<TD> </TD>
|
| 154 |
|
|
<TD> </TD>
|
| 155 |
|
|
<TD> </TD>
|
| 156 |
|
|
</TR>
|
| 157 |
|
|
</TABLE>
|
| 158 |
|
|
|
| 159 |
|
|
|
| 160 |
|
|
|
| 161 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
| 162 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'><B>Performance Summary</B></TD></TR>
|
| 163 |
|
|
<TR ALIGN=LEFT>
|
| 164 |
|
|
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
|
| 165 |
|
|
<TD>0</TD>
|
| 166 |
|
|
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
|
| 167 |
|
|
<TD><A HREF_DISABLED='mysio.pad?&DataKey=PinoutData'>Pinout Report</A></TD>
|
| 168 |
|
|
</TR>
|
| 169 |
|
|
<TR ALIGN=LEFT>
|
| 170 |
|
|
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD>
|
| 171 |
|
|
<TD><A HREF_DISABLED='mysio.unroutes'>All Signals Completely Routed</A></TD>
|
| 172 |
|
|
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
|
| 173 |
|
|
<TD><A HREF_DISABLED='mysio.par?&DataKey=ClocksData'>Clock Report</A></TD>
|
| 174 |
|
|
</TR>
|
| 175 |
|
|
<TR ALIGN=LEFT>
|
| 176 |
|
|
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
|
| 177 |
|
|
<TD><A HREF_DISABLED='mysio.par?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
|
| 178 |
|
|
<TD BGCOLOR='#FFFF99'><B> </B></TD>
|
| 179 |
|
|
<TD> </TD>
|
| 180 |
|
|
</TR>
|
| 181 |
|
|
</TABLE>
|
| 182 |
|
|
|
| 183 |
|
|
|
| 184 |
|
|
|
| 185 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
| 186 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='6'><B>Detailed Reports</B></TD></TR>
|
| 187 |
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
| 188 |
|
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT><B>Infos</B></TD></TR>
|
| 189 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:05:02 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>63 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>25 Infos</A></TD></TR>
|
| 190 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio.bld'>Translation Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:05:10 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD></TR>
|
| 191 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:05:22 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>4 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>3 Infos</A></TD></TR>
|
| 192 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:06:10 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/par.xmsgs'>1 Warning</A></TD><TD ALIGN=LEFT>0</TD></TR>
|
| 193 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio.twr'>Static Timing Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:06:16 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/trce.xmsgs'>2 Infos</A></TD></TR>
|
| 194 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='mysio.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Mon Jan 28 21:06:28 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/bitgen.xmsgs'>2 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR>
|
| 195 |
|
|
</TABLE>
|
| 196 |
|
|
</BODY></HTML>
|
