OpenCores

URL https://opencores.org/ocsvn/diogenes/diogenes/trunk

Subversion Repositories diogenes

[/] [diogenes/] [trunk/] [examples/] [uart.asm] - Blame information for rev 128

Go to most recent revision | Details | Compare with Previous | View Log

Line No.	Rev	Author	Line
1	128	fellnhofer	`ldi h0, 0x02`
2			`ldi l1, 0x81`
3			`ldi l0, 0x80`
4			`ldi l2, 0x00`
5			`1:`
6			`ldio l3, [l0]`
7			`nop`
8			`and l4, l3, h0`
9			`@ stio l4, [h0]`
10			`brz l4, :1`
11			`nop`
12			`ldio l3, [l1] @ uart rcv`
13			`nop`
14			`nop`
15			`ldi h2, 1`
16			`add h2, l3, h2`
17			`nop`
18			`nop`
19			`nop`
20			`stio h2, [l1] @ uart echo`
21			`nop`
22			`@ LDL h6, :12`
23			`@ ldi h7, 0x3F`
24			`@ add h6, h6, h7`
25			`@ call h7,`
26			`nop`
27			`stio l3, [l2] @ leds`
28			`brnz l4, :1`
29			`nop`
30
31			`12:`
32			`ldi h3, 10`
33			`ldi h2, 0`
34			`13:`
35			`cmpl h1, l3, h3`
36			`brnz h1, :14`
37			`nop`
38			`sub l3, l3, h3`
39			`adi h2, 0x10`
40			`brz h1, :13`
41			`nop`
42			`14:`
43			`jump`
44			`add h2, h2, l3`
45
46			`stop`
47
48
49

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.