OpenCores
URL https://opencores.org/ocsvn/diogenes/diogenes/trunk

Subversion Repositories diogenes

[/] [diogenes/] [trunk/] [vhdl/] [cpu/] [coregen.log] - Blame information for rev 154

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 154 fellnhofer
Welcome to Xilinx CORE Generator.
2
Opened project file /home/andi/xilinx/rs232/cpu/coregen.cgp.
3
Created directory /home/andi/xilinx/rs232/vga/coregen.
4
Closed project file.
5
Wrote project file /home/andi/xilinx/rs232/vga/coregen/coregen.cgp.
6
Customizing IP...
7
Finished Customizing.
8
Generating IP...
9
ERROR:coreutil - Failure to set parameters on core: Some initial values do not
10
   match either the Memory Initialization Radix or Data Width. Press the Show
11
   Values button to view them.
12
ERROR:coreutil - Failure to generate output products
13
ERROR:coreutil - An error occurred while running Java. Please examine the
14
   console or coregen log file for a specific IP related error.
15
   If there is no specific error the problem may be due to memory limitations.
16
   For more information please consult solution record 21955 available from:
17
   http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=21955Finished Generating.
18
ERROR:sim:57 - Error found during generation
19
Customizing IP...
20
Cancelled Customization.
21
Customizing IP...
22
ERROR:coreutil - Must enter a component name.
23
Finished Customizing.
24
Generating IP...
25
Generating Implementation files.
26
Generating the VHDL wrapper.
27
Generating the VHDL instantiation template.
28
Generating NGC file.
29
Finished Generating.
30
Successfully generated video_ram.
31
Closed project file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.