OpenCores
URL https://opencores.org/ocsvn/diogenes/diogenes/trunk

Subversion Repositories diogenes

[/] [diogenes/] [trunk/] [vhdl/] [sio.ucf] - Blame information for rev 238

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 188 fellnhofer
NET "gclk" TNM_NET = "gclk";
2
#TIMESPEC "TS_clk_in" = PERIOD "clk" 10 ns HIGH 50 %;
3
#INST "clk_in_BUFGP" LOC = "BUFGMUX4"
4
#PACE: Start of Constraints generated by PACE
5
#PACE: Start of PACE I/O Pin Assignments
6
NET "gclk" PERIOD = 12 ns HIGH 50 %;
7
#
8
# soldered 50MHz Clock.
9
#
10
NET "gclk" LOC = "C9" | IOSTANDARD = LVTTL;
11
#
12
#
13
# Simple LEDs
14
# Require only 3.5mA.
15
#
16
NET "test<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led0
17
NET "test<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led1
18
NET "test<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led2
19
NET "test<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led3
20
NET "test<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led4
21
NET "test<5>" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led5
22
NET "test<6>" LOC = "E9"  | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led6
23
NET "test<7>" LOC = "F9"  | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 4;  #led7
24
 
25
NET "button<0>" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN;
26
NET "button<1>" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN;
27
NET "button<2>" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN;
28
NET "button<3>" LOC = "V4"  | IOSTANDARD = LVTTL | PULLDOWN;
29
 
30
NET "button<4>" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP;
31
NET "button<5>" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP;
32
NET "button<6>" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN;
33
NET "button<7>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP;
34
 
35
 
36
NET "lcd_rs"   LOC = "L18" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
37
NET "lcd_rw"   LOC = "L17" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
38
NET "lcd_e"    LOC = "M18" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
39
NET "lcd_d<0>" LOC = "R15" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
40
NET "lcd_d<1>" LOC = "R16" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
41
NET "lcd_d<2>" LOC = "P17" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
42
NET "lcd_d<3>" LOC = "M15" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
43
#
44
# Strata Flash (need to disable to use LCD display)
45
#
46
NET "strataflash_oe" LOC = "C18" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
47
NET "strataflash_ce" LOC = "D16" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
48
NET "strataflash_we" LOC = "D17" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 2;
49
 
50
NET "red"   LOC = "H14" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 2;
51
NET "green" LOC = "H15" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 2;
52
NET "blue"  LOC = "G15" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 2;
53
NET "vs"    LOC = "F14" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 2;
54
NET "hs"    LOC = "F15" | IOSTANDARD = LVTTL | SLEW = FAST | DRIVE = 2;
55
#
56
# Simple switches
57
#   Pull UP resistors used to stop floating condition during switching.
58
#
59
NET "reset" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP;   # switch0
60
#NET "simulation" LOC = "L14" | IOSTANDARD = LVTTL | PULLUP;   # switch1
61
NET "tx" LOC = "M13" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 4;   # uart txd
62
NET "rx" LOC = "U8" | IOSTANDARD = LVTTL;   # uart rxd
63
#NET "clk_in" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP;
64
#NET "switch<2>" LOC = "H18" | IOSTANDARD = LVTTL | PULLUP;
65
#NET "switch<3>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP;
66
#NET "rotary_a"     LOC = "K18" | IOSTANDARD = LVTTL | PULLUP
67
#PACE: Start of PACE Area Constraints
68
#PACE: Start of PACE Prohibit Constraints
69
#PACE: End of Constraints generated by PACE
70
#NET "clk" TNM_NET = "clk";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.