URL
https://opencores.org/ocsvn/dmt_tx/dmt_tx/trunk
[/] [dmt_tx/] [trunk/] [README.txt] - Blame information for rev 26
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
26 |
dannori |
DMT Transceiver Project
|
2 |
|
|
|
3 |
|
|
July 11th, 2010
|
4 |
|
|
|
5 |
|
|
I started out this project as a very general idea to develop hardware
|
6 |
|
|
description of core parts for an ADSL modem. At that time I started out
|
7 |
|
|
with Verilog as HDL.
|
8 |
|
|
|
9 |
|
|
The Constellation Encoder is a first product of this.
|
10 |
|
|
|
11 |
|
|
Now I am more specific and my goal is to create the Central Office side
|
12 |
|
|
(ATU-C) of an ADSL modem. The reason for that is that ADSL has been
|
13 |
|
|
widely used and the customer side modems (ATU-R) are widespread. However
|
14 |
|
|
Central Office side modems are only available as a whole DSLAM, with
|
15 |
|
|
mini DSLAMs starting with at least a dozen lines. For home use there
|
16 |
|
|
might be the interest to connect an old ADSL modem for a point-to-point
|
17 |
|
|
connection and that is what this project could provide the hardware for.
|
18 |
|
|
|
19 |
|
|
It is a slow pace project and as such will progress rather slow.
|
20 |
|
|
|
21 |
|
|
For the HDL side I decided to switch to MyHDL (http://www.myhdl.org) My
|
22 |
|
|
idea is to create convertible RTL code and self-checking testbenches in
|
23 |
|
|
MyHDL. All MyHDL code will now go into the myhdl folder.
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
File structure
|
27 |
|
|
==============
|
28 |
|
|
|
29 |
|
|
File structure is now as follows:
|
30 |
|
|
|
31 |
|
|
|
32 |
|
|
.
|
33 |
|
|
|-- const_encoder
|
34 |
|
|
| |-- doc
|
35 |
|
|
| | `-- ConstSpec.pdf
|
36 |
|
|
| |-- Makefile
|
37 |
|
|
| |-- rtl
|
38 |
|
|
| | |-- const_enc.v
|
39 |
|
|
| | |-- defs.vh
|
40 |
|
|
| | |-- fifo.v
|
41 |
|
|
| | |-- generic_dpram.v
|
42 |
|
|
| | `-- parameters.vh
|
43 |
|
|
| `-- tb
|
44 |
|
|
| |-- const_map_data.v
|
45 |
|
|
| |-- tb_const_enc.v
|
46 |
|
|
| `-- tb_fifo.v
|
47 |
|
|
|-- gpl.txt
|
48 |
|
|
`-- myhdl
|
49 |
|
|
|
50 |
|
|
|
51 |
|
|
const_encoder: Contains the old Verilog code for the Constellation
|
52 |
|
|
Encoder
|
53 |
|
|
myhdl: Contains the future MyHDL code
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.