OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.24/] [fpga/] [src/] [dsk/] [dsk.v] - Blame information for rev 211

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 121 hellwig
//
2
// dsk.v -- parallel ATA (IDE) disk interface
3
//
4
 
5
 
6 27 hellwig
module dsk(clk, reset,
7
           en, wr, addr,
8
           data_in, data_out,
9
           wt, irq,
10
           ata_d, ata_a, ata_cs0_n, ata_cs1_n,
11
           ata_dior_n, ata_diow_n, ata_intrq,
12
           ata_dmarq, ata_dmack_n, ata_iordy);
13
    // internal interface signals
14
    input clk;
15
    input reset;
16
    input en;
17
    input wr;
18
    input [19:2] addr;
19
    input [31:0] data_in;
20
    output [31:0] data_out;
21
    output wt;
22
    output irq;
23
    // external interface signals
24
    inout [15:0] ata_d;
25
    output [2:0] ata_a;
26
    output ata_cs0_n, ata_cs1_n;
27
    output ata_dior_n, ata_diow_n;
28
    input ata_intrq;
29
    input ata_dmarq;
30
    output ata_dmack_n;
31
    input ata_iordy;
32
 
33
  ata_ctrl ata_ctrl1 (
34
    .clk(clk),
35
    .reset(reset),
36
    .bus_en(en),
37
    .bus_wr(wr),
38
    .bus_addr(addr),
39
    .bus_din(data_in),
40
    .bus_dout(data_out),
41
    .bus_wait(wt),
42
    .bus_irq(irq),
43
    .ata_d(ata_d),
44
    .ata_a(ata_a),
45
    .ata_cs0_n(ata_cs0_n),
46
    .ata_cs1_n(ata_cs1_n),
47
    .ata_dior_n(ata_dior_n),
48
    .ata_diow_n(ata_diow_n),
49
    .ata_intrq(ata_intrq),
50
    .ata_dmarq(ata_dmarq),
51
    .ata_dmack_n(ata_dmack_n),
52
    .ata_iordy(ata_iordy)
53
  );
54
 
55
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.