URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [experiments/] [memctrl/] [sim/] [memctrl-2/] [memtest.cfg] - Blame information for rev 314

Details | Compare with Previous | View Log


[timestart] 0
[size] 1280 725
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] memtest.
[treeopen] memtest.ramctrl_1.
@28
memtest.clk2
memtest.clk
memtest.clk_ok
memtest.rst
@200
--- INST RD --
@28
memtest.inst_stb
@22
memtest.inst_addr[25:0]
memtest.inst_to_cache[63:0]
@28
memtest.inst_ack
memtest.inst_timeout
@200
--- DATA RD/WR --
@28
memtest.data_stb
memtest.data_we
@22
memtest.data_addr[25:0]
memtest.data_to_mctrl[63:0]
memtest.data_to_cache[63:0]
@28
memtest.data_ack
memtest.data_timeout
@200
--- TEST RESULT --
@28
memtest.test_ended
memtest.test_error
@200
--- SDRAM CHIP --
@28
memtest.ramctrl_1.sdram_clk
memtest.ramctrl_1.sdram_cke
memtest.ramctrl_1.sdram_cs_n
memtest.ramctrl_1.sdram_ras_n
memtest.ramctrl_1.sdram_cas_n
memtest.ramctrl_1.sdram_we_n
memtest.ramctrl_1.sdram_ba[1:0]
@22
memtest.ramctrl_1.sdram_a[12:0]
@28
memtest.ramctrl_1.sdram_dqm[1:0]
@22
memtest.ramctrl_1.sdram_dq[15:0]
@200
--- SDRAM CTRL --
@28
memtest.ramctrl_1.ram_cnt[1:0]
@22
memtest.ramctrl_1.ram_dout[15:0]
@28
memtest.ramctrl_1.ram_de
@22
memtest.ramctrl_1.data[63:0]
@28
memtest.ramctrl_1.data_ld
memtest.ramctrl_1.ram_cmd[2:0]
@22
memtest.ramctrl_1.count[13:0]
memtest.ramctrl_1.state[4:0]
memtest.ramctrl_1.refcnt[9:0]
@28
memtest.ramctrl_1.refflg
memtest.ramctrl_1.refrst

Line No.	Rev	Author	Line
1	314	hellwig	`[timestart] 0`
2			`[size] 1280 725`
3			`[pos] -1 -1`
4			`*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1`
5			`[treeopen] memtest.`
6			`[treeopen] memtest.ramctrl_1.`
7			`@28`
8			`memtest.clk2`
9			`memtest.clk`
10			`memtest.clk_ok`
11			`memtest.rst`
12			`@200`
13			`--- INST RD --`
14			`@28`
15			`memtest.inst_stb`
16			`@22`
17			`memtest.inst_addr[25:0]`
18			`memtest.inst_to_cache[63:0]`
19			`@28`
20			`memtest.inst_ack`
21			`memtest.inst_timeout`
22			`@200`
23			`--- DATA RD/WR --`
24			`@28`
25			`memtest.data_stb`
26			`memtest.data_we`
27			`@22`
28			`memtest.data_addr[25:0]`
29			`memtest.data_to_mctrl[63:0]`
30			`memtest.data_to_cache[63:0]`
31			`@28`
32			`memtest.data_ack`
33			`memtest.data_timeout`
34			`@200`
35			`--- TEST RESULT --`
36			`@28`
37			`memtest.test_ended`
38			`memtest.test_error`
39			`@200`
40			`--- SDRAM CHIP --`
41			`@28`
42			`memtest.ramctrl_1.sdram_clk`
43			`memtest.ramctrl_1.sdram_cke`
44			`memtest.ramctrl_1.sdram_cs_n`
45			`memtest.ramctrl_1.sdram_ras_n`
46			`memtest.ramctrl_1.sdram_cas_n`
47			`memtest.ramctrl_1.sdram_we_n`
48			`memtest.ramctrl_1.sdram_ba[1:0]`
49			`@22`
50			`memtest.ramctrl_1.sdram_a[12:0]`
51			`@28`
52			`memtest.ramctrl_1.sdram_dqm[1:0]`
53			`@22`
54			`memtest.ramctrl_1.sdram_dq[15:0]`
55			`@200`
56			`--- SDRAM CTRL --`
57			`@28`
58			`memtest.ramctrl_1.ram_cnt[1:0]`
59			`@22`
60			`memtest.ramctrl_1.ram_dout[15:0]`
61			`@28`
62			`memtest.ramctrl_1.ram_de`
63			`@22`
64			`memtest.ramctrl_1.data[63:0]`
65			`@28`
66			`memtest.ramctrl_1.data_ld`
67			`memtest.ramctrl_1.ram_cmd[2:0]`
68			`@22`
69			`memtest.ramctrl_1.count[13:0]`
70			`memtest.ramctrl_1.state[4:0]`
71			`memtest.ramctrl_1.refcnt[9:0]`
72			`@28`
73			`memtest.ramctrl_1.refflg`
74			`memtest.ramctrl_1.refrst`

Browse

Tools

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [experiments/] [memctrl/] [sim/] [memctrl-2/] [memtest.cfg] - Blame information for rev 314