OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [experiments/] [memspeed-2/] [src/] [memspeed.ucf] - Blame information for rev 325

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 325 hellwig
#
2
# memspeed.ucf -- user constraints for XSA-3S1000 + XST-3 board
3
#
4
 
5
#
6
# clock and reset
7
#
8
NET "clk_in"            PERIOD = 10.0ns HIGH 40%;
9
NET "clk_in"            LOC = "t9";
10
NET "rst_inout_n"       LOC = "d15";
11
 
12
#
13
# SDRAM
14
#
15
NET "sdram_clk"         LOC = "e10";
16
NET "sdram_fb"          LOC = "n8";
17
NET "sdram_cke"         LOC = "d7";
18
NET "sdram_cs_n"        LOC = "b8";
19
NET "sdram_ras_n"       LOC = "a9";
20
NET "sdram_cas_n"       LOC = "a10";
21
NET "sdram_we_n"        LOC = "b10";
22
NET "sdram_ba<1>"  LOC = "c7";
23
NET "sdram_ba<0>"  LOC = "a7";
24
NET "sdram_a<12>"   LOC = "c6";
25
NET "sdram_a<11>"   LOC = "c5";
26
NET "sdram_a<10>"   LOC = "b6";
27
NET "sdram_a<9>"   LOC = "a3";
28
NET "sdram_a<8>"   LOC = "c2";
29
NET "sdram_a<7>"   LOC = "d3";
30
NET "sdram_a<6>"   LOC = "e4";
31
NET "sdram_a<5>"   LOC = "c1";
32
NET "sdram_a<4>"   LOC = "e3";
33
NET "sdram_a<3>"   LOC = "e6";
34
NET "sdram_a<2>"   LOC = "b4";
35
NET "sdram_a<1>"   LOC = "a4";
36
NET "sdram_a<0>"   LOC = "b5";
37
NET "sdram_udqm"        LOC = "d9";
38
NET "sdram_ldqm"        LOC = "c10";
39
NET "sdram_dq<15>"  LOC = "f13";
40
NET "sdram_dq<14>"  LOC = "f12";
41
NET "sdram_dq<13>"  LOC = "c16";
42
NET "sdram_dq<12>"  LOC = "d14";
43
NET "sdram_dq<11>"  LOC = "b14";
44
NET "sdram_dq<10>"  LOC = "c12";
45
NET "sdram_dq<9>"  LOC = "b12";
46
NET "sdram_dq<8>"  LOC = "b11";
47
NET "sdram_dq<7>"  LOC = "d10";
48
NET "sdram_dq<6>"  LOC = "c11";
49
NET "sdram_dq<5>"  LOC = "a12";
50
NET "sdram_dq<4>"  LOC = "d11";
51
NET "sdram_dq<3>"  LOC = "b13";
52
NET "sdram_dq<2>"  LOC = "a14";
53
NET "sdram_dq<1>"  LOC = "d12";
54
NET "sdram_dq<0>"  LOC = "c15";
55
 
56
#
57
# 7 segment LED
58
#
59
NET "ssl<6>"               LOC = "r10";
60
NET "ssl<5>"               LOC = "t7";
61
NET "ssl<4>"               LOC = "p10";
62
NET "ssl<3>"               LOC = "r7";
63
NET "ssl<2>"               LOC = "n6";
64
NET "ssl<1>"               LOC = "m11";
65
NET "ssl<0>"               LOC = "m6";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.