OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [boards/] [s3e-500/] [doc/] [README] - Blame information for rev 239

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 238 hellwig
 
2
Notes
3
-----
4
 
5
1. Installing JTAG cable drivers under Ubuntu:
6
   a) When installing ISE, do NOT install any cable drivers.
7
   b) sudo apt-get install \
8
        gitk git-gui libusb-dev build-essential libc6-dev fxload
9
   c) git clone git://git.zerfleddert.de/usb-driver
10
   d) cd usb-driver
11
   e) make
12
   f) ./setup_pcusb /opt/Xilinx/14.5/ISE_DS/ISE/
13
 
14
2. The configuration bitstring for the FPGA is stored in the
15
   "Platform Flash PROM" (XCF04S). The board must therefore
16
   be jumpered for "Master Serial Mode" (all 3 jumpers set).
17
 
18
3. Here is the command which burns the configuration bitstring
19
   into the Platform Flash PROM:
20 239 hellwig
      /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/impact -batch ./program.cmd
21 238 hellwig
 
22
4. The machine monitor is stored in the "StrataFlash Parallel NOR
23
   Flash PROM", starting at address 0x000000. The ECO32 CPU can
24
   access the machine monitor at virtual address 0xE0000000. The
25
   monitor's size must not exceed 16 MB (the size of the Flash ROM).
26
 
27 239 hellwig
5. In order to program the Flash ROM proceed as follows (very
28
   briefly, the FPGA is used as a Flash ROM programmer):
29
   a) Connect a serial cable to the starter board. This is needed
30
      in order to communicate with the flash programmer.
31
   b) Transfer the MCS file you wish to program into the flash ROM
32
      to the computer to which the serial cable is connected.
33
   c) Start a serial communication program (e.g. minicom) on the
34
      computer at the other end of the serial cable. The communication
35
      parameters must be set as follows:
36
         - choose the serial port to which the cable is connected
37
           (this is /dev/??? on my computer)
38
         - 115200 baud
39
         - 8 bits, no parity, 1 stop bit ("8N1")
40
         - software flow control ("XON/XOFF protocol")
41
         - line wrap on (otherwise you won't see all chars of long lines)
42
         - add linefeed on (the programmer sends CR, but not LF)
43
         - local echo off (the programmer does echo itself)
44
   d) Here is the command that loads the FPGA with the programmer:
45
         /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/impact -batch ./flash-500.cmd
46
   e)
47
   f)
48 238 hellwig
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.