OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [src/] [dsp/] [bpp3/] [display.v] - Blame information for rev 290

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 215 hellwig
//
2
// display.v -- 30x80 character display, with attributes
3
//
4
 
5
 
6 290 hellwig
`timescale 1ns/10ps
7
`default_nettype none
8
 
9
 
10 215 hellwig
module display(clk,
11
               dsp_row, dsp_col, dsp_en, dsp_wr,
12
               dsp_wr_data, dsp_rd_data,
13
               hsync, vsync, r, g, b);
14
    input clk;
15
    input [4:0] dsp_row;
16
    input [6:0] dsp_col;
17
    input dsp_en;
18
    input dsp_wr;
19
    input [15:0] dsp_wr_data;
20
    output [15:0] dsp_rd_data;
21
    output hsync;
22
    output vsync;
23
    output r;
24
    output g;
25
    output b;
26
 
27
  wire pixclk;
28
  wire [4:0] timing_txtrow;
29
  wire [6:0] timing_txtcol;
30
  wire [3:0] timing_chrrow;
31
  wire [2:0] timing_chrcol;
32
  wire timing_blank;
33
  wire timing_hsync;
34
  wire timing_vsync;
35
  wire timing_blink;
36
  wire [7:0] dspmem_attcode;
37
  wire [7:0] dspmem_chrcode;
38
  wire [3:0] dspmem_chrrow;
39
  wire [2:0] dspmem_chrcol;
40
  wire dspmem_blank;
41
  wire dspmem_hsync;
42
  wire dspmem_vsync;
43
  wire dspmem_blink;
44
  wire [7:0] chrgen_attcode;
45
  wire chrgen_pixel;
46
  wire chrgen_blank;
47
  wire chrgen_hsync;
48
  wire chrgen_vsync;
49
  wire chrgen_blink;
50
 
51 290 hellwig
  timing timing_1(
52 215 hellwig
    .clk(clk),
53
    .pixclk(pixclk),
54
    .txtrow(timing_txtrow[4:0]),
55
    .txtcol(timing_txtcol[6:0]),
56
    .chrrow(timing_chrrow[3:0]),
57
    .chrcol(timing_chrcol[2:0]),
58
    .blank(timing_blank),
59
    .hsync(timing_hsync),
60
    .vsync(timing_vsync),
61
    .blink(timing_blink)
62
  );
63
 
64 290 hellwig
  dspmem dspmem_1(
65 215 hellwig
    .rdwr_row(dsp_row[4:0]),
66
    .rdwr_col(dsp_col[6:0]),
67
    .wr_data(dsp_wr_data[15:0]),
68
    .rd_data(dsp_rd_data[15:0]),
69
    .en(dsp_en),
70
    .wr(dsp_wr),
71
    .clk(clk),
72
    .pixclk(pixclk),
73
    .txtrow(timing_txtrow[4:0]),
74
    .txtcol(timing_txtcol[6:0]),
75
    .attcode(dspmem_attcode[7:0]),
76
    .chrcode(dspmem_chrcode[7:0]),
77
    .chrrow_in(timing_chrrow[3:0]),
78
    .chrcol_in(timing_chrcol[2:0]),
79
    .blank_in(timing_blank),
80
    .hsync_in(timing_hsync),
81
    .vsync_in(timing_vsync),
82
    .blink_in(timing_blink),
83
    .chrrow_out(dspmem_chrrow[3:0]),
84
    .chrcol_out(dspmem_chrcol[2:0]),
85
    .blank_out(dspmem_blank),
86
    .hsync_out(dspmem_hsync),
87
    .vsync_out(dspmem_vsync),
88
    .blink_out(dspmem_blink)
89
  );
90
 
91 290 hellwig
  chrgen chrgen_1(
92 215 hellwig
    .clk(clk),
93
    .pixclk(pixclk),
94
    .chrcode(dspmem_chrcode[7:0]),
95
    .chrrow(dspmem_chrrow[3:0]),
96
    .chrcol(dspmem_chrcol[2:0]),
97
    .pixel(chrgen_pixel),
98
    .attcode_in(dspmem_attcode[7:0]),
99
    .blank_in(dspmem_blank),
100
    .hsync_in(dspmem_hsync),
101
    .vsync_in(dspmem_vsync),
102
    .blink_in(dspmem_blink),
103
    .attcode_out(chrgen_attcode[7:0]),
104
    .blank_out(chrgen_blank),
105
    .hsync_out(chrgen_hsync),
106
    .vsync_out(chrgen_vsync),
107
    .blink_out(chrgen_blink)
108
  );
109
 
110 290 hellwig
  pixel pixel_1(
111 215 hellwig
    .clk(clk),
112
    .pixclk(pixclk),
113
    .attcode(chrgen_attcode[7:0]),
114
    .pixel(chrgen_pixel),
115
    .blank(chrgen_blank),
116
    .hsync_in(chrgen_hsync),
117
    .vsync_in(chrgen_vsync),
118
    .blink(chrgen_blink),
119
    .hsync(hsync),
120
    .vsync(vsync),
121
    .r(r),
122
    .g(g),
123
    .b(b)
124
  );
125
 
126
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.