OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [hwtests/] [sregtest/] [sregtest.s] - Blame information for rev 148

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 hellwig
;
2
; sregtest.s -- test special register transfer instructions
3
;
4
 
5
        .set    io_base,0xF0300000
6
 
7
        add     $7,$0,'.'
8
 
9
        add     $11,$0,0x1E67C536
10
        mvts    $11,1
11
        add     $12,$0,0xB45FCC78
12
        mvts    $12,2
13
        add     $13,$0,0x1FCB0BC5
14
        mvts    $13,3
15 148 hellwig
        add     $14,$0,0x3AE82DD4
16
        mvts    $14,4
17 14 hellwig
 
18
        mvfs    $8,1
19
        xor     $9,$8,$11
20
        and     $9,$9,0x0000001F
21
        beq     $9,$0,lbl1
22
        add     $7,$0,'?'
23
lbl1:
24
 
25
        mvfs    $8,2
26
        xor     $9,$8,$12
27
        and     $9,$9,0xFFFFF000
28
        beq     $9,$0,lbl2
29
        add     $7,$0,'?'
30
lbl2:
31
 
32
        mvfs    $8,3
33
        xor     $9,$8,$13
34
        and     $9,$9,0x3FFFF003
35
        beq     $9,$0,lbl3
36
        add     $7,$0,'?'
37
lbl3:
38
 
39 148 hellwig
        mvfs    $8,4
40
        xor     $9,$8,$14
41
        and     $9,$9,0xFFFFFFFF
42
        beq     $9,$0,lbl4
43
        add     $7,$0,'?'
44
lbl4:
45
 
46 14 hellwig
        jal     out
47
halt:
48
        j       halt
49
 
50
out:
51
        add     $8,$0,io_base
52
out1:
53
        ldw     $9,$8,8
54
        and     $9,$9,1
55
        beq     $9,$0,out1
56
        stw     $7,$8,12
57
        jr      $31

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.