URL
https://opencores.org/ocsvn/ecpu_alu/ecpu_alu/trunk
[/] [ecpu_alu/] [trunk/] [alu/] [synth/] [veriwell.log] - Blame information for rev 5
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
5 |
leonous |
|
2 |
|
|
|
3 |
|
|
Veriwell version 2.8.7,
|
4 |
|
|
Copyright (C) 1993-2008 Elliot Mednick and Mark Hummel
|
5 |
|
|
|
6 |
|
|
Veriwell comes with ABSOLUTELY NO WARRANTY; This is free
|
7 |
|
|
software, and you are welcome to redistribute it under the
|
8 |
|
|
terms of the GNU General Public License as published by
|
9 |
|
|
the Free Software Foundation; either version 2 of the License,
|
10 |
|
|
or (at your option) any later version.
|
11 |
|
|
|
12 |
|
|
lxt support compiled in
|
13 |
|
|
lxt2 support compiled in
|
14 |
|
|
|
15 |
|
|
Entering Phase I...
|
16 |
|
|
Compiling source file : /home/leonous/projects/verilog/ecpu/components/alu/..//barrel_shifter/simple/barrel_shifter_simple.v
|
17 |
|
|
Compiling source file : /home/leonous/projects/verilog/ecpu/components/alu/..//adder/alu_adder.v
|
18 |
|
|
Compiling source file : /home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_datapath.v
|
19 |
|
|
Compiling source file : /home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_controller.v
|
20 |
|
|
Compiling included source file '/home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_controller.vh'
|
21 |
|
|
Continuing compilation of source file '/home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_controller.v'
|
22 |
|
|
Compiling source file : /home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu.v
|
23 |
|
|
|
24 |
|
|
Entering Phase II...
|
25 |
|
|
Entering Phase III...
|
26 |
|
|
No errors in compilation
|
27 |
|
|
Top-level modules:
|
28 |
|
|
alu
|
29 |
|
|
|
30 |
|
|
|
31 |
|
|
|
32 |
|
|
Normal exit
|
33 |
|
|
Thank you for using Veriwell
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.